Effect of High-K Spacer on the Performance of Gate-Stack Uniformly doped DG-MOSFET

S. K. Das, S. Swain, S. Biswal, D. Nayak, U. Nanda, Biswajit Baral, Dhananjaya Tripathy
{"title":"Effect of High-K Spacer on the Performance of Gate-Stack Uniformly doped DG-MOSFET","authors":"S. K. Das, S. Swain, S. Biswal, D. Nayak, U. Nanda, Biswajit Baral, Dhananjaya Tripathy","doi":"10.1109/DEVIC.2019.8783272","DOIUrl":null,"url":null,"abstract":"In this work, we have analyzed the novelty of the Gate Stack Double Gate (DG) MOSFET with respect to different spacer variations in order to reduce the short channel effect challenges and simultaneously increasing the device performance. Silicon is used as the channel material along with the gate stacked technology for studying the analog performance and Radio Frequency (RF) performance of the device. For gate stacking, two types of oxides are used- one denoting low-K i.e SiO2 and the other as high-K i.e- HfO2. Spacers with various permittivities were used to understand their effects on the performance of the device. The simulation result shows that the use of spacer material affected both the analog and RF behavior of the device significantly. The computer aided design (TCAD) simulations have been carried by SILVACO International.","PeriodicalId":294095,"journal":{"name":"2019 Devices for Integrated Circuit (DevIC)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Devices for Integrated Circuit (DevIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DEVIC.2019.8783272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

In this work, we have analyzed the novelty of the Gate Stack Double Gate (DG) MOSFET with respect to different spacer variations in order to reduce the short channel effect challenges and simultaneously increasing the device performance. Silicon is used as the channel material along with the gate stacked technology for studying the analog performance and Radio Frequency (RF) performance of the device. For gate stacking, two types of oxides are used- one denoting low-K i.e SiO2 and the other as high-K i.e- HfO2. Spacers with various permittivities were used to understand their effects on the performance of the device. The simulation result shows that the use of spacer material affected both the analog and RF behavior of the device significantly. The computer aided design (TCAD) simulations have been carried by SILVACO International.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高k间隔层对栅极堆叠均匀掺杂DG-MOSFET性能的影响
在这项工作中,我们分析了栅极堆叠双栅(DG) MOSFET在不同间隔变化方面的新颖性,以减少短通道效应挑战,同时提高器件性能。采用硅作为通道材料,结合栅极堆叠技术研究器件的模拟性能和射频(RF)性能。对于栅极堆积,使用两种类型的氧化物-一种表示低k,即SiO2,另一种表示高k,即HfO2。使用不同介电常数的间隔片来了解它们对器件性能的影响。仿真结果表明,间隔材料的使用对器件的模拟性能和射频性能都有显著影响。计算机辅助设计(TCAD)仿真由SILVACO国际公司进行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Analytical Drain Current Model of UTBB SOI MOSFET with lateral dual gates to Suppress Short Channel Effect Effect of AlGaN Back Barrier on InAlN/AlN/GaN E-Mode HEMTs Work-function modulated hetero gate charge plasma TFET to enhance the device performance All-optical Walsh-Hadamard code Generation using MZI Performance Analysis of Staggered Heterojunction based SRG TFET biosensor for health IoT application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1