A Low-Energy Asynchronous FFT/IFFT Processor for Hearing Aid Applications

Kwen-Siong Chong, B. Gwee, J.S. Chang
{"title":"A Low-Energy Asynchronous FFT/IFFT Processor for Hearing Aid Applications","authors":"Kwen-Siong Chong, B. Gwee, J.S. Chang","doi":"10.1109/EDSSC.2005.1635385","DOIUrl":null,"url":null,"abstract":"In this paper, we investigate the energy efficacy of the asynchronous (async) logic over its synchronous (sync) counterpart in a 128-point FFT/IFFT processor for low voltage (1.1V to 1.4V) energy-critical medium-to-low speed applications including hearing aids. Both async and sync designs are implemented using the same process (0.35μm CMOS) and having the same computational complexity. For the latter sync design, we consider both scenarios with and without the clock gating approach. Our async design features ∼23% and ∼39% lower energy compared to its sync counterpart with and without the clock gating approach respectively.","PeriodicalId":429314,"journal":{"name":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2005.1635385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

In this paper, we investigate the energy efficacy of the asynchronous (async) logic over its synchronous (sync) counterpart in a 128-point FFT/IFFT processor for low voltage (1.1V to 1.4V) energy-critical medium-to-low speed applications including hearing aids. Both async and sync designs are implemented using the same process (0.35μm CMOS) and having the same computational complexity. For the latter sync design, we consider both scenarios with and without the clock gating approach. Our async design features ∼23% and ∼39% lower energy compared to its sync counterpart with and without the clock gating approach respectively.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
助听器用低功耗异步FFT/IFFT处理器
在本文中,我们研究了128点FFT/IFFT处理器中异步(async)逻辑相对于同步(sync)逻辑的能量效率,用于低电压(1.1V至1.4V)能量关键的中低速应用,包括助听器。异步和同步设计都使用相同的工艺(0.35μm CMOS)实现,并且具有相同的计算复杂度。对于后一种同步设计,我们考虑了使用和不使用时钟门控方法的两种情况。与采用时钟门控方法和不采用时钟门控方法的同步设计相比,我们的异步设计的能耗分别降低了23%和39%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low-voltage embedded RAMs in the nanometer era Design of a Fully Differential Gain-Boosted Folded-Cascode Op Amp with Settling Performance Optimization Technology Platform Based On Comprehensive Device Modeling For RF SoC Design A Simple Model for Channel Noise of Deep Submicron MOSFETs A Low Power CMOS Full-Band UWB Power Amplifier Using Wideband RLC Matching Method
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1