D. Pnevmatikatos, G. Kornaros, G. Kalokerinos, C. Xanthaki
{"title":"The memory structures of ATLAS I, a high-performance, 16/spl times/16 ATM switch supporting backpressure","authors":"D. Pnevmatikatos, G. Kornaros, G. Kalokerinos, C. Xanthaki","doi":"10.1109/ASIC.1998.722791","DOIUrl":null,"url":null,"abstract":"We present the overall structure of ATLAS I, emphasizing the memory use and requirements. We categorize these requirements in functionality and bandwidth and present the solutions we used in the first implementation of ATLAS I in a 0.35 /spl mu/ CMOS technology. This implementation can serve as a starting point in the design of future switches with functionality similar to ATLAS I.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1998.722791","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
We present the overall structure of ATLAS I, emphasizing the memory use and requirements. We categorize these requirements in functionality and bandwidth and present the solutions we used in the first implementation of ATLAS I in a 0.35 /spl mu/ CMOS technology. This implementation can serve as a starting point in the design of future switches with functionality similar to ATLAS I.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
