An Improved Test Case Generation Method of Pair-Wise Testing

Qian Feng-an, Jiang Jian-hui
{"title":"An Improved Test Case Generation Method of Pair-Wise Testing","authors":"Qian Feng-an, Jiang Jian-hui","doi":"10.1109/ATS.2007.65","DOIUrl":null,"url":null,"abstract":"Pair-wise testing is a testing criterion based on specification, which requires that for each pair of parameters, every combination of their valid value should be covered by at least one test case in the test set. This paper presents an improved method based on AETG. Experimental results show that the size of test set produced by our method is relatively small. In addition, the method can be easily implemented.","PeriodicalId":289969,"journal":{"name":"16th Asian Test Symposium (ATS 2007)","volume":"797 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"16th Asian Test Symposium (ATS 2007)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATS.2007.65","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Pair-wise testing is a testing criterion based on specification, which requires that for each pair of parameters, every combination of their valid value should be covered by at least one test case in the test set. This paper presents an improved method based on AETG. Experimental results show that the size of test set produced by our method is relatively small. In addition, the method can be easily implemented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种改进的成对测试用例生成方法
成对测试是一种基于规范的测试标准,它要求对于每一对参数,它们有效值的每一个组合都应该被测试集中至少一个测试用例所覆盖。本文提出了一种基于AETG的改进方法。实验结果表明,该方法生成的测试集规模较小。此外,该方法易于实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip Understanding GSM/EDGE Modulated Signal Test on Cellular BB SOC An On-Line BIST Technique for Delay Fault Detection in CMOS Circuits Experimental Results of Transition Fault Simulation with DC Scan Tests Top 5 Issues in Practical Testing of High-Speed Interface Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1