O. J. Gerasta, Harrez Villaruz, Dominic O. Cagadas
{"title":"Design of 18-bit decimator for sigma-delta analog to digital converter with variable oversampling rate for audio application","authors":"O. J. Gerasta, Harrez Villaruz, Dominic O. Cagadas","doi":"10.1109/HNICEM.2014.7016227","DOIUrl":null,"url":null,"abstract":"An 18-bit decimator design for sigma-delta analog to digital converter with variable oversampling rate for audio application was successfully implemented in TSMC 0.13 um Logic CMOS Technology. Behavioral model of this project is implemented using MATLAB and actual implementation using RTL Code with the aid of Verilog Compiler Simulator. The oversampling rates used in this decimator design are 32, 64, 128 and 256. Also, this decimator uses 1 sinc filter and 2 halfband filters as the main blocks for the whole system. The result of the design actually minimized the delay of the signal as compared to the behavioral simulation obtained. The total cell area is reduced reaching the desirable signal-to-noise ratio.","PeriodicalId":309548,"journal":{"name":"2014 International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment and Management (HNICEM)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2014-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment and Management (HNICEM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HNICEM.2014.7016227","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
An 18-bit decimator design for sigma-delta analog to digital converter with variable oversampling rate for audio application was successfully implemented in TSMC 0.13 um Logic CMOS Technology. Behavioral model of this project is implemented using MATLAB and actual implementation using RTL Code with the aid of Verilog Compiler Simulator. The oversampling rates used in this decimator design are 32, 64, 128 and 256. Also, this decimator uses 1 sinc filter and 2 halfband filters as the main blocks for the whole system. The result of the design actually minimized the delay of the signal as compared to the behavioral simulation obtained. The total cell area is reduced reaching the desirable signal-to-noise ratio.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
