Methodology for Compiler Generated Silicon Structures

Antonio Martínez, S. Nance
{"title":"Methodology for Compiler Generated Silicon Structures","authors":"Antonio Martínez, S. Nance","doi":"10.5555/800033.800883","DOIUrl":null,"url":null,"abstract":"A unique cell compiler is described which uses a combination of high level or systems level parameters to define and build complex cells such as RAMs, ROMs and PLAs. The techniques include specialized macros residing in VIP (VLSI Implementation Program), a powerful procedural design language, and predefined component cells used to construct multiple variations of the same circuit.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st Design Automation Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.5555/800033.800883","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

A unique cell compiler is described which uses a combination of high level or systems level parameters to define and build complex cells such as RAMs, ROMs and PLAs. The techniques include specialized macros residing in VIP (VLSI Implementation Program), a powerful procedural design language, and predefined component cells used to construct multiple variations of the same circuit.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
编译器生成硅结构的方法
描述了一个独特的单元编译器,它使用高级或系统级参数的组合来定义和构建复杂的单元,如ram, rom和pla。这些技术包括驻留在VIP (VLSI实现程序)中的专用宏、强大的程序设计语言和用于构造同一电路的多个变体的预定义组件单元。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The Engineering Design Environment IGES as an Interchange Format for Integrated Circuit Design Functional Testing Techniques for Digital LSI/VLSI Systems Functional Design Verification by Multi-Level Simulation Uniform Support for Information Handling and Problem Solving Required by the VLSI Design Process
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1