Ultra-thin-body PECVD Ge TFT low-voltage flash memory cell with high-k dielectrics for three-dimensional integration

Jaegoo Lee, J. Cha, T. Naoi, D. Muller, R. V. van Dover, J. Shaw, E. Kan
{"title":"Ultra-thin-body PECVD Ge TFT low-voltage flash memory cell with high-k dielectrics for three-dimensional integration","authors":"Jaegoo Lee, J. Cha, T. Naoi, D. Muller, R. V. van Dover, J. Shaw, E. Kan","doi":"10.1109/DRC.2010.5551968","DOIUrl":null,"url":null,"abstract":"As the scaling of conventional bulk Si flash memory cells approaches its fundamental limits, innovative 3D stacking and new materials must be considered. Ge is one of the promising candidates due to its attractive properties including higher mobility [1], smaller bandgap for supply voltage scaling, and lower processing temperature for compatibility with high-k dielectric [2] and 3D stack technology. Hence, a study the Ge UTB (ultra thin body) structure is pertinent for understanding its prospect as a viable solution [3]. Unlike silicon, however, the lack of a sufficiently stable native oxide hinders the passivation of Ge surfaces. The native germanium oxide is hygroscopic and water-soluble. Several gate dielectric materials with thick EOT on Ge have been reported [4] in early 1990s. Al2O3 has emerged as one of the most promising high-k gate dielectrics for Ge MOSFET and TFT [5] to cope with the issue of the native Ge oxide [6]. In this study, we demonstrate the material and electrical characteristics of stackable Ge TFT flash memory cell with Al2O3 high-k tunnel dielectric, metal NCs and (Ti,Dy)xOy control dielectric. Our proposed planar thin-film process is a simple batch process, and can therefore be used with relatively small cost increase.","PeriodicalId":396875,"journal":{"name":"68th Device Research Conference","volume":"99 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"68th Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.2010.5551968","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

As the scaling of conventional bulk Si flash memory cells approaches its fundamental limits, innovative 3D stacking and new materials must be considered. Ge is one of the promising candidates due to its attractive properties including higher mobility [1], smaller bandgap for supply voltage scaling, and lower processing temperature for compatibility with high-k dielectric [2] and 3D stack technology. Hence, a study the Ge UTB (ultra thin body) structure is pertinent for understanding its prospect as a viable solution [3]. Unlike silicon, however, the lack of a sufficiently stable native oxide hinders the passivation of Ge surfaces. The native germanium oxide is hygroscopic and water-soluble. Several gate dielectric materials with thick EOT on Ge have been reported [4] in early 1990s. Al2O3 has emerged as one of the most promising high-k gate dielectrics for Ge MOSFET and TFT [5] to cope with the issue of the native Ge oxide [6]. In this study, we demonstrate the material and electrical characteristics of stackable Ge TFT flash memory cell with Al2O3 high-k tunnel dielectric, metal NCs and (Ti,Dy)xOy control dielectric. Our proposed planar thin-film process is a simple batch process, and can therefore be used with relatively small cost increase.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
超薄体PECVD Ge TFT低压闪存单元,具有高k介电体,用于三维集成
随着传统体硅闪存单元的缩放接近其基本极限,必须考虑创新的3D堆叠和新材料。Ge是一个很有前途的候选者,因为它具有吸引人的特性,包括更高的迁移率[1],更小的带隙用于电源电压缩放,以及更低的加工温度以兼容高k介电[2]和3D堆叠技术。因此,研究Ge UTB(超薄体)结构对于理解其作为可行解决方案的前景至关重要。然而,与硅不同的是,缺乏足够稳定的天然氧化物阻碍了锗表面的钝化。天然氧化锗具有吸湿性和水溶性。20世纪90年代初,已经报道了几种具有厚EOT的栅极介电材料。为了解决原生氧化锗的问题,Al2O3已成为最有前途的用于Ge MOSFET和TFT[5]的高k栅极介质之一。在这项研究中,我们展示了具有Al2O3高k隧道介质,金属nc和(Ti,Dy)xOy控制介质的可堆叠Ge TFT闪存电池的材料和电气特性。我们提出的平面薄膜工艺是一种简单的批量工艺,因此可以在相对较小的成本增加下使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Recent progress in GaN FETs on silicon substrate for switching and RF power applications Room temperature nonlinear ballistic nanodevices for logic applications III–V FET channel designs for high current densities and thin inversion layers High retention-time nonvolatile amorphous silicon TFT memory for static active matrix OLED display without pixel refresh Non-volatile spin-transfer torque RAM (STT-RAM)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1