Evolution of VLSI reliability engineering

D. Crook
{"title":"Evolution of VLSI reliability engineering","authors":"D. Crook","doi":"10.1109/RELPHY.1990.66052","DOIUrl":null,"url":null,"abstract":"Projection indicates that by the turn of the century microcomputer chips will have 100 million transistors and failure rates of less than 10 FIT. Traditional accelerated product life tests and wafer-level reliability measurement techniques presently being developed will have severe limitations in resolving the 10 FIT failure rate of complex VLSI circuits. These limitations are discussed, along with the change in direction that the reliability engineering and manufacturing community will have to take over the next decade to meet the challenge of continuously decreasing failure rate goals.<<ETX>>","PeriodicalId":409540,"journal":{"name":"28th Annual Proceedings on Reliability Physics Symposium","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-03-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"80","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"28th Annual Proceedings on Reliability Physics Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RELPHY.1990.66052","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 80

Abstract

Projection indicates that by the turn of the century microcomputer chips will have 100 million transistors and failure rates of less than 10 FIT. Traditional accelerated product life tests and wafer-level reliability measurement techniques presently being developed will have severe limitations in resolving the 10 FIT failure rate of complex VLSI circuits. These limitations are discussed, along with the change in direction that the reliability engineering and manufacturing community will have to take over the next decade to meet the challenge of continuously decreasing failure rate goals.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
VLSI可靠性工程的发展
预测表明,到本世纪初,微型计算机芯片将有1亿个晶体管,故障率将低于10 FIT。目前正在开发的传统加速产品寿命测试和晶圆级可靠性测量技术在解决复杂VLSI电路的10 FIT故障率方面存在严重局限性。讨论了这些限制,以及可靠性工程和制造社区在未来十年必须采取的方向变化,以应对不断降低故障率目标的挑战。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new technique for imaging the logic state of passivated conductors: biased resistive contrast imaging (CMOS devices) TEM analysis of failed bits and improvement of data retention properties in megabit-DRAMS Relation between thehot carrier lifetime of transistors and CMOS SRAM products A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectric Error analysis for optimal design of accelerated tests (electromigration)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1