iAPX 432 hardware fault-handling mechanisms

L. Ciminiera, A. Valenzano
{"title":"iAPX 432 hardware fault-handling mechanisms","authors":"L. Ciminiera, A. Valenzano","doi":"10.1049/sm.1984.0021","DOIUrl":null,"url":null,"abstract":"The architecture of the Intel iAPX 432 system has two major innovative characteristics: hardware support for object-oriented programming, and fault-handling mechanisms implemented on the chip. A previous paper has dealt with the former characteristic; the present paper describes the latter class of features, which allow massive redundancy to be implemented with a small number of chips. Another prominent characteristic of the iAPX 432 is the ability to automatically reconfigure itself using only hardware components; in this way the system-down periods can be much reduced and the traffic of messages reporting the occurrence of faults not recoverable by the hardware is considerably lessened.","PeriodicalId":246116,"journal":{"name":"Softw. Microsystems","volume":"190 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Softw. Microsystems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1049/sm.1984.0021","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The architecture of the Intel iAPX 432 system has two major innovative characteristics: hardware support for object-oriented programming, and fault-handling mechanisms implemented on the chip. A previous paper has dealt with the former characteristic; the present paper describes the latter class of features, which allow massive redundancy to be implemented with a small number of chips. Another prominent characteristic of the iAPX 432 is the ability to automatically reconfigure itself using only hardware components; in this way the system-down periods can be much reduced and the traffic of messages reporting the occurrence of faults not recoverable by the hardware is considerably lessened.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
iAPX 432硬件故障处理机制
Intel iAPX 432系统的体系结构有两个主要的创新特征:对面向对象编程的硬件支持和在芯片上实现的故障处理机制。前面的一篇论文已经讨论了前一种特征;本文描述了后一类特征,它允许用少量芯片实现大量冗余。iAPX 432的另一个突出特征是仅使用硬件组件自动重新配置自身的能力;通过这种方式,系统停机周期可以大大缩短,报告硬件无法恢复的故障发生的消息流量也大大减少。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Simulating hardware structures in occam Techniques for developing and testing microprocessor systems Design considerations for a single-chip fault tolerant VLSI microprocessor The development of fault tolerant computer systems using dual processing techniques Fault tolerance and self-checking techniques in microprocessor-based system design
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1