A suggestion for accelerating the analog fault simulation

W. Vermeiren, B. Straube, G. Elst
{"title":"A suggestion for accelerating the analog fault simulation","authors":"W. Vermeiren, B. Straube, G. Elst","doi":"10.1109/EDTC.1994.326961","DOIUrl":null,"url":null,"abstract":"On the assumption that a commercial analog simulation tool is used an accelerated analog fault simulation can be carried out by simultaneous simulations of several faulty networks using external user written programs. If clusters with faults having similar sensitivity and temporal effects to the output can be constructed and when the faults of each cluster are simulated simultaneously a further speed-up can be achieved.<<ETX>>","PeriodicalId":244297,"journal":{"name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTC.1994.326961","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

On the assumption that a commercial analog simulation tool is used an accelerated analog fault simulation can be carried out by simultaneous simulations of several faulty networks using external user written programs. If clusters with faults having similar sensitivity and temporal effects to the output can be constructed and when the faults of each cluster are simulated simultaneously a further speed-up can be achieved.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
加快模拟故障仿真的建议
假设使用商业模拟仿真工具,可以通过使用外部用户编写的程序同时模拟多个故障网络来进行加速模拟故障仿真。如果可以构建具有与输出相似灵敏度和时间效应的故障簇,并且同时模拟每个簇的故障,则可以实现进一步的加速
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Application of simple genetic algorithms to sequential circuit test generation Efficient implementations of self-checking multiply and divide arrays A reduced-swing data transmission scheme for resistive bus lines in VLSIs Genesis: a behavioral synthesis system for hierarchical testability Nondeterministic finite-state machines and sequential don't cares
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1