Analysis of a drain-voltage oscillation of MOSFET under high dV/dt UIS condition

S. Soneda, A. Narazaki, T. Takahashi, K. Takano, S. Kido, Y. Fukada, K. Taguchi, T. Terashima
{"title":"Analysis of a drain-voltage oscillation of MOSFET under high dV/dt UIS condition","authors":"S. Soneda, A. Narazaki, T. Takahashi, K. Takano, S. Kido, Y. Fukada, K. Taguchi, T. Terashima","doi":"10.1109/ISPSD.2012.6229046","DOIUrl":null,"url":null,"abstract":"In this paper, we investigate a mechanism of drain-voltage oscillation of MOSFET under high dV/dt UIS condition by using numerical simulation and experiments. One of the trigger events of the oscillation is found to be the current path switching between the active region and the termination region with close BVDSS characteristics. By optimizing the device parameters to make appropriate the BVDSS balance, avalanche capability is improved over ~ 40%, enabling the oscillation-free turn-off.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 24th International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2012.6229046","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

In this paper, we investigate a mechanism of drain-voltage oscillation of MOSFET under high dV/dt UIS condition by using numerical simulation and experiments. One of the trigger events of the oscillation is found to be the current path switching between the active region and the termination region with close BVDSS characteristics. By optimizing the device parameters to make appropriate the BVDSS balance, avalanche capability is improved over ~ 40%, enabling the oscillation-free turn-off.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高dV/dt UIS条件下MOSFET漏极电压振荡分析
本文采用数值模拟和实验相结合的方法研究了高dV/dt UIS条件下MOSFET漏极电压振荡的机理。发现振荡的触发事件之一是具有接近BVDSS特性的有源区和终止区之间的电流路径切换。通过优化器件参数使BVDSS平衡合适,雪崩能力提高了40%以上,实现了无振荡关断。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Vertical leakage/breakdown mechanisms in AlGaN/GaN-on-Si structures Advanced 0.13um smart power technology from 7V to 70V Failure mechanisms of low-voltage trench power MOSFETs under repetitive avalanche conditions Destruction behavior of power diodes beyond the SOA limit Clamped inductive turn-off failure in high-voltage NPT-IGBTs under overloading conditions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1