Implementation of an integer wavelet transform on a parallel TI TMS320C40 platform

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1900-01-01 DOI:10.1109/SIPS.1999.822313

P. Schelkens, F. Decroos, J. Cornelis, G. Lafruit, F. Catthoor

引用次数: 3

Abstract

We present the implementation of an integer wavelet transform on a parallel TI TMS320C40-platform. The design space exploration is not driven by arithmetic optimizations, but rather by data transfer and storage estimates. The main focus of this paper lies on the detailed memory organization exploration. A number of implementation approaches is discussed. Based on the memory constraints imposed by the selected platform, the classical row-column approach was selected. By efficiently exploiting the DMA-facilities of the TMS320C40, we have realized a near real-time implementation.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

整数小波变换在并行TI TMS320C40平台上的实现

提出了在并行TI tms320c40平台上实现整数小波变换的方法。设计空间探索不是由算法优化驱动的，而是由数据传输和存储估计驱动的。本文的研究重点在于详细的记忆组织探索。讨论了一些实现方法。基于所选平台的内存约束，选择了经典的行-列方法。通过有效地利用TMS320C40的dma功能，我们实现了近乎实时的实现。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)

自引率

0.00%

发文量

期刊最新文献

Efficient FFT implementation using digit-serial arithmetic VLSI implementation issues of TURBO decoder design for wireless applications A new image encryption algorithm and its VLSI architecture Implementation of the discrete cosine transform and its inverse by recursive structures A high-speed CORDIC algorithm and architecture for DSP applications