Optimization of annealing conditions for dual damascene Cu microstructures and via chain yields

Qing-Tang Jiang, A. Frank, R. Havemann, V. Parihar, M. Nowell
{"title":"Optimization of annealing conditions for dual damascene Cu microstructures and via chain yields","authors":"Qing-Tang Jiang, A. Frank, R. Havemann, V. Parihar, M. Nowell","doi":"10.1109/VLSIT.2001.934988","DOIUrl":null,"url":null,"abstract":"The effect of different post electroplating anneals on dual damascene Cu microstructures and via chain yields using both rapid thermal processing and furnace anneal were investigated. It was found that the grain size, [111] texture, Cu line resistance, and dual damascene Cu via chain yields varied strongly with the annealing conditions. The minimum feature size of trench width or height imposes physical limits on the average grain size. Via chain yield failure analysis was also carried out using SEM cross sections.","PeriodicalId":232773,"journal":{"name":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2001.934988","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The effect of different post electroplating anneals on dual damascene Cu microstructures and via chain yields using both rapid thermal processing and furnace anneal were investigated. It was found that the grain size, [111] texture, Cu line resistance, and dual damascene Cu via chain yields varied strongly with the annealing conditions. The minimum feature size of trench width or height imposes physical limits on the average grain size. Via chain yield failure analysis was also carried out using SEM cross sections.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
双damascene Cu微结构退火条件优化及通孔链产率
采用快速热处理和炉内退火两种方法,研究了不同电镀后退火工艺对双砷铜显微组织和过链产率的影响。晶粒尺寸、[111]织构、Cu线电阻和双damascene Cu过链产率随退火条件的变化而变化较大。沟槽宽度或高度的最小特征尺寸对平均粒度施加了物理限制。利用扫描电子显微镜(SEM)进行了通孔链良率失效分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices Highly manufacturable and high performance SDR/DDR 4 Gb DRAM 50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation High-performance 157 nm resist based on fluorine-containing polymer A multi-gate dielectric technology using hydrogen pre-treatment for 100 nm generation system-on-a-chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1