A gray-based block-matching algorithm and its VLSI architecture

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI:10.1109/SIPS.1999.822310

Yeu-Horng Shiau, Pei-Yin Chen, J. Jou

引用次数: 0

Abstract

In this paper, we propose an efficient gray-based block-matching algorithm (GBMA) and its VLSI architecture. Based on the gray system theory, the GBMA can determine the better motion vectors of image blocks quickly. The experimental results show that the proposed algorithm performs better than other search algorithms, such as TSS, CS, PHODS, FSS, and SES, in terms of four different measures: 1) average MSE per pixel, 2) average PSNR, 3) average prediction errors per pixel, and 4) average search points per frame. The VLSI architecture of the algorithm has been designed and implemented, and it can yield a search rate of 680 K blocks/sec with a clock rate of 66 MHz.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种基于灰度的块匹配算法及其VLSI结构

本文提出了一种高效的基于灰度的块匹配算法(GBMA)及其VLSI架构。基于灰度系统理论，该算法可以快速确定图像块的运动向量。实验结果表明，该算法在每像素平均MSE、2)平均PSNR、3)每像素平均预测误差和4)每帧平均搜索点四个指标上都优于其他搜索算法，如TSS、CS、PHODS、FSS和SES。设计并实现了该算法的VLSI架构，在66mhz的时钟频率下，其搜索速率可达680 K块/秒。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)

自引率

0.00%

发文量

期刊最新文献

Efficient FFT implementation using digit-serial arithmetic VLSI implementation issues of TURBO decoder design for wireless applications A new image encryption algorithm and its VLSI architecture Implementation of the discrete cosine transform and its inverse by recursive structures A high-speed CORDIC algorithm and architecture for DSP applications