A 2.5 V 57 MHz 15-tap SC bandpass interpolating filter with 320 MHz output sampling rate in 0.35 /spl mu/m CMOS

S. U, R. Martins, J. Franca
{"title":"A 2.5 V 57 MHz 15-tap SC bandpass interpolating filter with 320 MHz output sampling rate in 0.35 /spl mu/m CMOS","authors":"S. U, R. Martins, J. Franca","doi":"10.1109/ISSCC.2002.992267","DOIUrl":null,"url":null,"abstract":"A 57 MHz SC bandpass interpolating filter with 320 Msample/s output is realized in 0.35 /spl mu/m CMOS for DDFS (direct-digital frequency synthesis) systems. 15-tap FIR response is achieved with sampling rate increase and frequency upconversion by translating 22 MHz 80 Msample/s input to 56 MHz 320 Msample/s output. Dynamic range is 69 dB (1%THD) and 61 dB (1%IM3). The filter dissipates 120 mW analog and 16 mW digital at 2.5 V supply.","PeriodicalId":423674,"journal":{"name":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","volume":"273 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2002.992267","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

A 57 MHz SC bandpass interpolating filter with 320 Msample/s output is realized in 0.35 /spl mu/m CMOS for DDFS (direct-digital frequency synthesis) systems. 15-tap FIR response is achieved with sampling rate increase and frequency upconversion by translating 22 MHz 80 Msample/s input to 56 MHz 320 Msample/s output. Dynamic range is 69 dB (1%THD) and 61 dB (1%IM3). The filter dissipates 120 mW analog and 16 mW digital at 2.5 V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个2.5 V 57 MHz 15分接SC带通插值滤波器,输出采样率为320 MHz, 0.35 /spl mu/m CMOS
在0.35 /spl mu/m CMOS上实现了用于DDFS(直接数字频率合成)系统的57mhz SC带通插值滤波器,输出320msample /s。通过将22 MHz 80 Msample/s的输入转换为56 MHz 320 Msample/s的输出,可以提高采样率并实现频率上变频,从而实现15抽头FIR响应。动态范围为69 dB (1%THD)和61 dB (1%IM3)。该滤波器在2.5 V电源下耗散120兆瓦模拟功率和16兆瓦数字功率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Implementation of a third-generation 1.1GHz 64b microprocessor A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor A highly-integrated tri-band/quad-mode SiGe BiCMOS RF-to-baseband receiver for wireless CDMA/WCDMA/AMPS applications with GPS capability A low-power RISC microprocessor using dual PLLs in a 0.13 /spl mu/m SOI technology with copper interconnect and low-k BEOL dielectric A 27 mW GPS radio in 0.35 /spl mu/m CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1