A DLL-Based Offset Calibration Loop Technology for Wake-Up Receivers

Y. Xie, Xufeng Liao, Xincai Liu, Lianxi Liu
{"title":"A DLL-Based Offset Calibration Loop Technology for Wake-Up Receivers","authors":"Y. Xie, Xufeng Liao, Xincai Liu, Lianxi Liu","doi":"10.1109/ICTA56932.2022.9963030","DOIUrl":null,"url":null,"abstract":"A DLL-based offset calibration loop (OCL) is proposed to eliminate the DC offset and low-frequency flicker noise of the two differential paths to optimize the input signal-to-noise ratio before signal demodulation. The loop technology that can effectively calibrate the offset reduces the false alarm rate of the wake-up receiver (WuRX), and improves the sensitivity and robustness. This design uses 65nm LP CMOS process for layout design and simulation verification. With a supply voltage of 0.4V, the DC offset voltage on the signal path is reduced from an initial 5mV to a calibrated 39µV, resulting in a total system power consumption of 7.4nW.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"137 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICTA56932.2022.9963030","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A DLL-based offset calibration loop (OCL) is proposed to eliminate the DC offset and low-frequency flicker noise of the two differential paths to optimize the input signal-to-noise ratio before signal demodulation. The loop technology that can effectively calibrate the offset reduces the false alarm rate of the wake-up receiver (WuRX), and improves the sensitivity and robustness. This design uses 65nm LP CMOS process for layout design and simulation verification. With a supply voltage of 0.4V, the DC offset voltage on the signal path is reduced from an initial 5mV to a calibrated 39µV, resulting in a total system power consumption of 7.4nW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种基于dll的唤醒接收机偏置校准环路技术
为了消除直流偏置和低频闪烁噪声,在信号解调前优化输入信噪比,提出了一种基于dll的偏置校正环路(OCL)。该环路技术能够有效地校正偏置,降低了唤醒接收机的虚警率,提高了灵敏度和鲁棒性。本设计采用65nm LP CMOS工艺进行版图设计和仿真验证。当电源电压为0.4V时,信号路径上的直流偏置电压从最初的5mV降低到校准后的39 μ V,导致系统总功耗为7.4nW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 4.2-to-5.6 GHz Transformer-Based PMOS-only Stacked-gm VCO in 28-nm CMOS A 0.58-pJ/bit 56-Gb/s PAM-4 Optical Receiver Frontend with an Envelope Tracker for Co-Packaged Optics in 40-nm CMOS CVD Monolayer tungsten-based PMOS Transistor with high performance at Vds = -1 V A 1000 fps Spiking Neural Network Tracking Algorithm for On-Chip Processing of Dynamic Vision Sensor Data Hardware Based RISC-V Instruction Set Randomization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1