Room Temperature KlettWelding Interconnect Technology for High Performance CMOS Logic

F. Roustaie, S. Quednau, F. Weissenborn, O. Birlem, David Riehl, Xiang Ding, Andreas Kramer, K. Hofmann
{"title":"Room Temperature KlettWelding Interconnect Technology for High Performance CMOS Logic","authors":"F. Roustaie, S. Quednau, F. Weissenborn, O. Birlem, David Riehl, Xiang Ding, Andreas Kramer, K. Hofmann","doi":"10.1109/ECTC32696.2021.00069","DOIUrl":null,"url":null,"abstract":"In this work we report a novel room temperature bonding technology based on metallic NanoWires, so-called KlettWelding. This technology can be used for bonding Flip-Chips with down to $5\\ \\mu\\mathrm{m}$ edge length bumps and fine pitches less than $8 \\mu\\mathrm{m}$. The process is expected to work for die to wafer (d2w) or wafer to wafer (w2w) bonding. The required bonding pressures range from 1 to 15 MPa for flip chips, Diodes, IGBT, MOSFETS, $\\mu \\mathrm{C}$, Video chips, LEDs and sensors. The measured shear strength of these connections yields 15 to 60 MPa. Such contacts have shown in the first results a high thermal conductance in the range of 350 W/mK. Also, the connections can tolerate temperatures higher than 500 °C.","PeriodicalId":351817,"journal":{"name":"2021 IEEE 71st Electronic Components and Technology Conference (ECTC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 71st Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC32696.2021.00069","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this work we report a novel room temperature bonding technology based on metallic NanoWires, so-called KlettWelding. This technology can be used for bonding Flip-Chips with down to $5\ \mu\mathrm{m}$ edge length bumps and fine pitches less than $8 \mu\mathrm{m}$. The process is expected to work for die to wafer (d2w) or wafer to wafer (w2w) bonding. The required bonding pressures range from 1 to 15 MPa for flip chips, Diodes, IGBT, MOSFETS, $\mu \mathrm{C}$, Video chips, LEDs and sensors. The measured shear strength of these connections yields 15 to 60 MPa. Such contacts have shown in the first results a high thermal conductance in the range of 350 W/mK. Also, the connections can tolerate temperatures higher than 500 °C.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于高性能CMOS逻辑的室温熔接互连技术
在这项工作中,我们报告了一种新的基于金属纳米线的室温键合技术,即所谓的klet12ding。该技术可用于连接具有低至$5\ \mathrm{m}$边缘长度凸起和细间距小于$8 \mathrm{m}$的倒装芯片。该工艺预计适用于晶圆到晶圆(d2w)或晶圆到晶圆(w2w)键合。倒装芯片、二极管、IGBT、mosfet、$\mu \ mathm {C}$、视频芯片、led和传感器所需的键合压力范围为1至15 MPa。这些接头的抗剪强度为15至60 MPa。这种接触在第一个结果中显示出在350 W/mK范围内的高热导率。此外,该接头可以承受高于500°C的温度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Magnetically Actuated Test Method for Interfacial Fracture Reliability Assessment nSiP(System in Package) Platform for various module packaging applications IEEE 71st Electronic Components and Technology Conference [Title page] Evaluation of Low-k Integration Integrity Using Shear Testing on Sub-30 Micron Micro-Cu Pillars CoW Package Solution for Improving Thermal Characteristic of TSV-SiP for AI-Inference
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1