Device optimization for digital sub-threshold operation

Abstract

In this paper, we provide optimized transistor structures for digital sub-threshold circuit operation for ultra-low power applications. Results show that at 500 MHz operation, an inverter chain implemented using optimized transistors consumes as low as 2 times less power than circuits using standard transistors and operated in sub-threshold.