A system level boundary scan controller board for VME applications [to CERN experiments]

N. Cardoso, C. B. Almeida, José Carlos da Silva
{"title":"A system level boundary scan controller board for VME applications [to CERN experiments]","authors":"N. Cardoso, C. B. Almeida, José Carlos da Silva","doi":"10.1109/ETW.2000.873793","DOIUrl":null,"url":null,"abstract":"This work is the result of a collaboration between INESC and LIP in the CMS experiment being conducted at CERN. The collaboration addresses the application of boundary scan test at system level namely the development of a VME boundary scan controller (BSC) board prototype and the corresponding software. This prototype uses the MTM bus existing in the VME64/spl times/ backplane to apply the 1149.1 test vectors to a system composed of nineteen boards, called here units under test (UUTs). A top-down approach is used to describe our work. The paper begins with some insights about the experiment being conducted at CERN, proceed with system level considerations concerning our work and with some details about the BSC board. The results obtained so far and the proposed work is reviewed in the end of this contribution.","PeriodicalId":255826,"journal":{"name":"Proceedings IEEE European Test Workshop","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings IEEE European Test Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ETW.2000.873793","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This work is the result of a collaboration between INESC and LIP in the CMS experiment being conducted at CERN. The collaboration addresses the application of boundary scan test at system level namely the development of a VME boundary scan controller (BSC) board prototype and the corresponding software. This prototype uses the MTM bus existing in the VME64/spl times/ backplane to apply the 1149.1 test vectors to a system composed of nineteen boards, called here units under test (UUTs). A top-down approach is used to describe our work. The paper begins with some insights about the experiment being conducted at CERN, proceed with system level considerations concerning our work and with some details about the BSC board. The results obtained so far and the proposed work is reviewed in the end of this contribution.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于VME应用的系统级边界扫描控制器板[用于CERN实验]
这项工作是INESC和LIP在CERN进行的CMS实验中合作的结果。该合作解决了边界扫描测试在系统级的应用,即开发VME边界扫描控制器(BSC)板原型和相应的软件。该原型使用VME64/spl times/背板中现有的MTM总线,将1149.1测试向量应用于由19块板组成的系统,这里称为被测单元(uut)。我们采用自顶向下的方法来描述我们的工作。本文首先介绍了在CERN进行的实验的一些见解,接着介绍了有关我们工作的系统级考虑以及关于BSC板的一些细节。到目前为止获得的结果和拟议的工作在本贡献的最后进行了审查。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low cost concurrent test implementation for linear digital systems LEAP: An accurate defect-free I/sub DDQ/ estimator Fast and low-area TPGs based on T-type flip-flops can be easily integrated to the scan path RTL-based functional test generation for high defects coverage in digital SOCs Hierarchical defect-oriented fault simulation for digital circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1