Implementation of a Modified High-Voltage Unity-Gain Buffer

M. Jankowski
{"title":"Implementation of a Modified High-Voltage Unity-Gain Buffer","authors":"M. Jankowski","doi":"10.23919/MIXDES52406.2021.9497633","DOIUrl":null,"url":null,"abstract":"This paper presents modification of a specialized high-voltage unity-gain buffer related to its physical implementation in a selected high-voltage SOI technology process. Several additional safety devices are required for non- destructive power-up, normal operation and power-down phases of this buffer function cycle. The modifications are largely related to intricacies of the buffer topology, as low- and high-voltage MOS devices are used there in close cooperation. Impact of the implementation-related changes on the buffer operation capabilities is presented and discussed.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/MIXDES52406.2021.9497633","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents modification of a specialized high-voltage unity-gain buffer related to its physical implementation in a selected high-voltage SOI technology process. Several additional safety devices are required for non- destructive power-up, normal operation and power-down phases of this buffer function cycle. The modifications are largely related to intricacies of the buffer topology, as low- and high-voltage MOS devices are used there in close cooperation. Impact of the implementation-related changes on the buffer operation capabilities is presented and discussed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种改进高压单位增益缓冲器的实现
本文介绍了一种特殊的高压单位增益缓冲器的修改,涉及其在选定的高压SOI技术过程中的物理实现。在这个缓冲功能循环的非破坏性上电、正常运行和下电阶段需要几个额外的安全装置。这些修改很大程度上与缓冲区拓扑的复杂性有关,因为低压和高压MOS器件在那里紧密合作使用。介绍并讨论了与实现相关的更改对缓冲区操作能力的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Implementation of Coprocessor for Integer Multiple Precision Arithmetic on Zynq Ultrascale+ MPSoC A Simple Method for Analysis of Operation of JLFET THz Radiation Sensors New Monolithic Multi-terminal Si-chips Integrating a Power Converter Phase-leg for Specific Applications Low-noise Amplifier for Photomultiplier Tube Detectors for Plasma Diagnostics Section 6: Embedded Systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1