Assessment of flip chip assembly and reliability via reflowable underfill

Tie Wang, T. H. Chew, C. Lum, Y. Chew, P. Miao, L. Foo
{"title":"Assessment of flip chip assembly and reliability via reflowable underfill","authors":"Tie Wang, T. H. Chew, C. Lum, Y. Chew, P. Miao, L. Foo","doi":"10.1109/ECTC.2001.927875","DOIUrl":null,"url":null,"abstract":"This paper presents process concerns of flip-chip assembly via reflowable underfill in terms of substrate prebake, underfill dispensing, chip placement and overmolding that is required in certain applications. Test vehicles with various chip configurations and substrate design have been used in this study. The effects of substrate thickness, bond pad design and solder mask thickness on assembly defects, where void is the major contribution, were extensively elucidated. Meanwhile, approaches to solve the assembly failure have been successfully demonstrated by means of fine-tuning assembly parameters. It was found that voids were mainly from trapped air-bubbles during assembly, where underfill dispensing and chip placement are the major sources, rather than from reflowable underfill outgassing during reflow. The trapped voids could become aggravated after solder reflow process. In addition, pad design and solder mask thickness also significantly affect the void level. This study unveils that substrate bond pad with pre-solder on the surface traps less void than those only with nickel gold finish. For the latter case, substrate heating during underfill dispensing enables to enhance underfill flow and in turn reduces void. Furthermore, die heating that can be implemented via bonding head with heating element during chip placement will dramatically reduce void as well. Discussion will also be given on the impact of solder mask thickness and chip placement; speed (search speed) on void, in particularly for non pre-solder capped substrate.","PeriodicalId":340217,"journal":{"name":"2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220)","volume":"29 24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2001.927875","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

This paper presents process concerns of flip-chip assembly via reflowable underfill in terms of substrate prebake, underfill dispensing, chip placement and overmolding that is required in certain applications. Test vehicles with various chip configurations and substrate design have been used in this study. The effects of substrate thickness, bond pad design and solder mask thickness on assembly defects, where void is the major contribution, were extensively elucidated. Meanwhile, approaches to solve the assembly failure have been successfully demonstrated by means of fine-tuning assembly parameters. It was found that voids were mainly from trapped air-bubbles during assembly, where underfill dispensing and chip placement are the major sources, rather than from reflowable underfill outgassing during reflow. The trapped voids could become aggravated after solder reflow process. In addition, pad design and solder mask thickness also significantly affect the void level. This study unveils that substrate bond pad with pre-solder on the surface traps less void than those only with nickel gold finish. For the latter case, substrate heating during underfill dispensing enables to enhance underfill flow and in turn reduces void. Furthermore, die heating that can be implemented via bonding head with heating element during chip placement will dramatically reduce void as well. Discussion will also be given on the impact of solder mask thickness and chip placement; speed (search speed) on void, in particularly for non pre-solder capped substrate.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过可回流底填料对倒装芯片组装和可靠性进行评估
本文介绍了通过可回流衬底组装倒装芯片的工艺问题,包括衬底预焙、衬底分配、芯片放置和在某些应用中所需的复模。在本研究中使用了各种芯片配置和衬底设计的测试车辆。广泛地阐明了衬底厚度、焊盘设计和阻焊厚度对组装缺陷的影响,其中空洞是主要的贡献。同时,通过对装配参数的微调,成功地展示了解决装配故障的方法。研究发现,这些空洞主要来自于组装过程中被困住的气泡,其中底填料的分配和切屑的放置是主要的来源,而不是来自于回流过程中可回流的底填料脱气。焊料回流后,截留的空洞会加剧。此外,焊盘设计和阻焊厚度也显著影响空隙水平。该研究表明,表面预焊的基板键合垫比表面仅镀镍金的基板键合垫捕获的空隙更少。对于后一种情况,基材加热在下填充点胶过程中能够增强下填充流量,从而减少空隙。此外,在芯片放置过程中,可以通过焊接头与加热元件实现的模具加热也将大大减少空隙。还将讨论阻焊厚度和芯片放置的影响;空穴上的速度(搜索速度),特别是对于非预焊覆基板。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A quasi three-dimensional distributed electromagnetic model for complex power distribution networks Thermal fatigue properties of lead-free solders on Cu and NiP under bump metallurgies Microlens arrays with integrated thin film power monitors Intermetallic reactions between lead-free SnAgCu solder and Ni(P)/Au surface finish on PWBs Nondestructive detection of intermetallics in solder joints by high energy X-ray diffraction
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1