Junctionless Array with Ultrathin Poly\TiN Floating Gate and HfAlO Based Intergate Dielectric for Sub-15nm Planar NAND Flash

P. Blomme, J. Versluis, M. Ercken, Laurent Sourieau, H. Hody, G. Vecchio, V. Paraschiv, C. L. Tan, G. Van den bosch, J. van Houdt
{"title":"Junctionless Array with Ultrathin Poly\\TiN Floating Gate and HfAlO Based Intergate Dielectric for Sub-15nm Planar NAND Flash","authors":"P. Blomme, J. Versluis, M. Ercken, Laurent Sourieau, H. Hody, G. Vecchio, V. Paraschiv, C. L. Tan, G. Van den bosch, J. van Houdt","doi":"10.1109/IMW.2016.7495282","DOIUrl":null,"url":null,"abstract":"We look at the challenges for scaling planar NAND flash for sub-15nm nodes, and show the implementation of hybrid poly\\metal floating gate (FG), HfAlO based IGD, junctionless array, WL trimming, and EUV spacer defined double patterning in a fully planar NAND Flash array with good programming performance.","PeriodicalId":365759,"journal":{"name":"2016 IEEE 8th International Memory Workshop (IMW)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 8th International Memory Workshop (IMW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMW.2016.7495282","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We look at the challenges for scaling planar NAND flash for sub-15nm nodes, and show the implementation of hybrid poly\metal floating gate (FG), HfAlO based IGD, junctionless array, WL trimming, and EUV spacer defined double patterning in a fully planar NAND Flash array with good programming performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
亚15nm平面NAND闪存用超薄聚锡浮栅和基于HfAlO的集成栅介电无结阵列
我们研究了在sub-15nm节点上扩展平面NAND闪存的挑战,并展示了在具有良好编程性能的全平面NAND闪存阵列中实现混合多金属浮栅(FG)、基于HfAlO的IGD、无结阵列、WL修整和EUV间隔器定义的双图案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
N-Doping Impact in Optimized Ge-Rich Materials Based Phase-Change Memory Threshold Switching in Amorphous Cr-Doped Vanadium Oxide for New Crossbar Selector Analytical Model to Evaluate the Role of Deep Trap State in the Reliability of NAND Flash Memory and Its Process Dependence Fully Analytical Compact Model of OxRAM Based on Joule Heating and Electromigration for DC and Pulsed Operation A Double-Data- Rate 2 (DDR2) Interface Phase-Change Memory with 533MB/s Read -Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1