CORDIC-based VLSI architecture for implementing CI-OFDM and its FPGA prototype

Vikas Kumar, K. C. Ray, Preetam Kumar
{"title":"CORDIC-based VLSI architecture for implementing CI-OFDM and its FPGA prototype","authors":"Vikas Kumar, K. C. Ray, Preetam Kumar","doi":"10.1109/VLSI-SATA.2016.7593037","DOIUrl":null,"url":null,"abstract":"Since decades, orthogonal frequency division multiplexing (OFDM) has been drawing its attention in the area of wireless and satellite communication systems such as IEEE 802.11 a/g/n, ADSL, WiMAX and DVB-T/SH. In these applications, OFDM has drawbacks of high Peak-to-Average Power Ratio (PAPR) and Inter carrier symbol interference (ISI). Recently, Carrier Interferometry OFDM (CI-OFDM) as an alternative to OFDM is being studied to minimize the aforesaid drawbacks. To the knowledge of authors, there is no Field Programmable Gate Array (FPGA) prototyping of CI-OFDM is addressed for real time wireless and satellite communication system. In this context, authors in this paper have proposed a new hardware efficient and flexible CO-ordinate Rotational Digital Computer (CORDIC) based CI-OFDM architecture. The novelty of this proposed architecture is its capability to change the number of orthogonal subcarriers and data symbols upto the maximum 32K, that shall be suitable for most of the standards of wireless and satellite communication system and prototyped using commercially available FPGA device XC3S500E-5FG320. The implementation and experimental results of this proposed scheme are highlighted and validated with the result from MATLAB simulation.","PeriodicalId":328401,"journal":{"name":"2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)","volume":"2022 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-SATA.2016.7593037","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Since decades, orthogonal frequency division multiplexing (OFDM) has been drawing its attention in the area of wireless and satellite communication systems such as IEEE 802.11 a/g/n, ADSL, WiMAX and DVB-T/SH. In these applications, OFDM has drawbacks of high Peak-to-Average Power Ratio (PAPR) and Inter carrier symbol interference (ISI). Recently, Carrier Interferometry OFDM (CI-OFDM) as an alternative to OFDM is being studied to minimize the aforesaid drawbacks. To the knowledge of authors, there is no Field Programmable Gate Array (FPGA) prototyping of CI-OFDM is addressed for real time wireless and satellite communication system. In this context, authors in this paper have proposed a new hardware efficient and flexible CO-ordinate Rotational Digital Computer (CORDIC) based CI-OFDM architecture. The novelty of this proposed architecture is its capability to change the number of orthogonal subcarriers and data symbols upto the maximum 32K, that shall be suitable for most of the standards of wireless and satellite communication system and prototyped using commercially available FPGA device XC3S500E-5FG320. The implementation and experimental results of this proposed scheme are highlighted and validated with the result from MATLAB simulation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于cordic实现CI-OFDM的VLSI架构及其FPGA原型
几十年来,正交频分复用技术(OFDM)在无线和卫星通信系统领域受到越来越多的关注,如IEEE 802.11 a/g/n、ADSL、WiMAX和DVB-T/SH。在这些应用中,OFDM存在着峰值平均功率比(PAPR)和载波间符号干扰(ISI)大的缺点。最近,人们正在研究载波干涉OFDM (CI-OFDM)作为OFDM的替代方案,以最大限度地减少上述缺点。据作者所知,没有现场可编程门阵列(FPGA)原型的CI-OFDM是解决实时无线和卫星通信系统。在此背景下,作者提出了一种新的基于CI-OFDM的硬件高效、灵活的坐标旋转数字计算机(CORDIC)体系结构。该架构的新颖之处在于它能够改变正交子载波和数据符号的数量,最大可达32K,这将适用于大多数无线和卫星通信系统的标准,并使用商用FPGA器件XC3S500E-5FG320进行原型设计。重点介绍了该方案的实现和实验结果,并用MATLAB仿真结果进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effect on temperature and time in parallel test scheduling with alterations in layers arrangements of 3D stacked SoCs A hardware optimized low power RNM compensated three stage operational amplifier with embedded capacitance multiplier compensation Reconfigurable side channel attack resistant true random number generator FPGA implementation of face recognition system using efficient 5/3 2D-lifting scheme Design of CMOS programmable output binary and fibonacci switched capacitor step-down DC-DC converter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1