VLSI implementation of a generic discrete transform processor for real-time applications

C. Chiu, K.H. Tsui
{"title":"VLSI implementation of a generic discrete transform processor for real-time applications","authors":"C. Chiu, K.H. Tsui","doi":"10.1109/APCCAS.1994.514528","DOIUrl":null,"url":null,"abstract":"A function-specific VLSI chip that can compute the discrete cosine, sine, Fourier, and Hartley transforms in a real-time manner is presented. A generic transform processor based on the transfer function approach for those discrete transforms is described. This processor is well suited for VLSI implementation because it is modular, regular, local connected and without ally limitation on transform size N. The VLSI implementation of the transform processor based on pipelined configurations is described. This realization of the processor using 0.8 /spl mu/m SPDM CMOS technology can achieve a 544 Mb/s data processing rate.","PeriodicalId":231368,"journal":{"name":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","volume":"55 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.1994.514528","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A function-specific VLSI chip that can compute the discrete cosine, sine, Fourier, and Hartley transforms in a real-time manner is presented. A generic transform processor based on the transfer function approach for those discrete transforms is described. This processor is well suited for VLSI implementation because it is modular, regular, local connected and without ally limitation on transform size N. The VLSI implementation of the transform processor based on pipelined configurations is described. This realization of the processor using 0.8 /spl mu/m SPDM CMOS technology can achieve a 544 Mb/s data processing rate.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
VLSI实现的一种通用离散变换处理器,用于实时应用
提出了一种可以实时计算离散余弦、正弦、傅立叶和哈特利变换的功能专用VLSI芯片。描述了一种基于传递函数方法的通用变换处理器。该处理器非常适合VLSI实现,因为它是模块化的、规则的、本地连接的,并且没有对转换大小n的限制。本实现的处理器采用0.8 /spl μ m SPDM CMOS技术,可实现544 Mb/s的数据处理速率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Area-time optimal digital BiCMOS carry look-ahead adder Hierarchical circuit optimization for analog LSIs using device model refining Decomposition-based 2-D variable digital filter design Artificial neural networks-learning and generalization Nonlinear gradient-based edge detection algorithms in the telesign system
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1