Design of an Integrator-Differentiator Block For a Transimpedance Amplifier Using $0.18\mu \mathrm{m}$ Technology

C. Singh, Anisha Pathania, K. Sharma, Jaya Madan, Rajnish Sharma
{"title":"Design of an Integrator-Differentiator Block For a Transimpedance Amplifier Using $0.18\\mu \\mathrm{m}$ Technology","authors":"C. Singh, Anisha Pathania, K. Sharma, Jaya Madan, Rajnish Sharma","doi":"10.1109/DEVIC.2019.8783474","DOIUrl":null,"url":null,"abstract":"Transimpedance amplifier (TIA) has become an integral part of front-end electronics required for current sensing applications. In this paper, an integrator-differentiator block as an integral part of TIA has been reported using $\\pmb{0.18} \\mathbf{\\mu m}$ technology in standard CMOS N-well process. A tunable pseudo-resistor has been deployed in the proposed TIA architecture to obtain a variable gain and bandwidth of interest. The reported work also discusses the problem of saturation and clock feed-through present in the integrator block. The simulated gain and noise plots for the integrator-differentiator blocks are also presented in this work. Research effort put forth in this way in implementing the TIA may be helpful for efficient current recording and detection.","PeriodicalId":294095,"journal":{"name":"2019 Devices for Integrated Circuit (DevIC)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Devices for Integrated Circuit (DevIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DEVIC.2019.8783474","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Transimpedance amplifier (TIA) has become an integral part of front-end electronics required for current sensing applications. In this paper, an integrator-differentiator block as an integral part of TIA has been reported using $\pmb{0.18} \mathbf{\mu m}$ technology in standard CMOS N-well process. A tunable pseudo-resistor has been deployed in the proposed TIA architecture to obtain a variable gain and bandwidth of interest. The reported work also discusses the problem of saturation and clock feed-through present in the integrator block. The simulated gain and noise plots for the integrator-differentiator blocks are also presented in this work. Research effort put forth in this way in implementing the TIA may be helpful for efficient current recording and detection.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于0.18\mu \ mathm {m}$技术的跨阻放大器积分器模块设计
跨阻放大器(TIA)已成为电流传感应用中前端电子器件不可或缺的组成部分。本文报道了在标准CMOS n阱工艺中采用$\pmb{0.18} \mathbf{\mu m}$技术的积分器模块作为TIA的组成部分。在提出的TIA架构中部署了可调谐伪电阻,以获得可变增益和感兴趣的带宽。报告的工作还讨论了饱和和时钟馈通存在于积分器块的问题。本文还给出了积分器模块的模拟增益和噪声图。在TIA的实现中所做的研究工作将有助于实现高效的电流记录和检测。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Analytical Drain Current Model of UTBB SOI MOSFET with lateral dual gates to Suppress Short Channel Effect Effect of AlGaN Back Barrier on InAlN/AlN/GaN E-Mode HEMTs Work-function modulated hetero gate charge plasma TFET to enhance the device performance All-optical Walsh-Hadamard code Generation using MZI Performance Analysis of Staggered Heterojunction based SRG TFET biosensor for health IoT application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1