Seung-Chul Lee, Dong-soo Park, Jung-Hee Song, Myung-Whan Choi, Seung-Hoon Lee
{"title":"A low-ripple switched-capacitor DC-DC up converter for low-voltage applications","authors":"Seung-Chul Lee, Dong-soo Park, Jung-Hee Song, Myung-Whan Choi, Seung-Hoon Lee","doi":"10.1109/APASIC.2000.896896","DOIUrl":null,"url":null,"abstract":"This paper describes a switched-capacitor type DC-DC up converter with high efficiency and low-ripple output. Identical charge pumps operating sequentially in the proposed DC-DC converter reduce the magnitude of output voltage ripples to 20% of the conventional converters. A new charge pump adopting PMOS switches near the output stage improves the power efficiency of the DC-DC converter by 10%. The proposed DC-DC converter is applied, as a test vehicle, to a phase-locked loop circuit which is sensitive to power supply noise. All circuits are simulated and fabricated in a 0.65-/spl mu/m CMOS process.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896896","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 25
Abstract
This paper describes a switched-capacitor type DC-DC up converter with high efficiency and low-ripple output. Identical charge pumps operating sequentially in the proposed DC-DC converter reduce the magnitude of output voltage ripples to 20% of the conventional converters. A new charge pump adopting PMOS switches near the output stage improves the power efficiency of the DC-DC converter by 10%. The proposed DC-DC converter is applied, as a test vehicle, to a phase-locked loop circuit which is sensitive to power supply noise. All circuits are simulated and fabricated in a 0.65-/spl mu/m CMOS process.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
