FPGA Implementation of Modified SNOW 3G Stream Ciphers Using Fast and Resource Efficient Substitution Box

IF 1.7 4区 计算机科学 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Embedded Systems Letters Pub Date : 2023-09-25 DOI:10.1109/LES.2023.3298743
Sushree Sila P. Goswami;Gaurav Trivedi
{"title":"FPGA Implementation of Modified SNOW 3G Stream Ciphers Using Fast and Resource Efficient Substitution Box","authors":"Sushree Sila P. Goswami;Gaurav Trivedi","doi":"10.1109/LES.2023.3298743","DOIUrl":null,"url":null,"abstract":"Security plays a vital role in electronic communication, particularly in wireless networks like long term evolution (LTE), where safeguarding data and resources from malicious activities is crucial. Cryptographic algorithms are at the core of security mechanisms, ensuring the protection of sensitive information. While software implementations of these algorithms are relatively straightforward, they often need more speed in real-time applications for communication devices like mobile phones. Consequently, implementation of these cryptographic algorithms as hardware crypto processors becomes necessary. This letter presents a novel implementation of the SNOW3G crypto processor architecture for the 4G LTE security applications, focusing on area, power, and efficiency. The proposed modified SNOW3G architecture utilizes only 0.31% of the available area when implemented on an FPGA Zynq ZC702 and achieves 28.34 efficiency which quantifies as the ratio of throughput to the area. Furthermore, it consumes a total power of 0.142 mW. These low power and area requirements make the design highly suitable for integration into mobile devices, meeting their specific constraints and enabling efficient cryptographic operations.","PeriodicalId":56143,"journal":{"name":"IEEE Embedded Systems Letters","volume":"15 4","pages":"238-241"},"PeriodicalIF":1.7000,"publicationDate":"2023-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Embedded Systems Letters","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/10262127/","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

Security plays a vital role in electronic communication, particularly in wireless networks like long term evolution (LTE), where safeguarding data and resources from malicious activities is crucial. Cryptographic algorithms are at the core of security mechanisms, ensuring the protection of sensitive information. While software implementations of these algorithms are relatively straightforward, they often need more speed in real-time applications for communication devices like mobile phones. Consequently, implementation of these cryptographic algorithms as hardware crypto processors becomes necessary. This letter presents a novel implementation of the SNOW3G crypto processor architecture for the 4G LTE security applications, focusing on area, power, and efficiency. The proposed modified SNOW3G architecture utilizes only 0.31% of the available area when implemented on an FPGA Zynq ZC702 and achieves 28.34 efficiency which quantifies as the ratio of throughput to the area. Furthermore, it consumes a total power of 0.142 mW. These low power and area requirements make the design highly suitable for integration into mobile devices, meeting their specific constraints and enabling efficient cryptographic operations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于快速资源高效替换盒的改进SNOW 3G流密码的FPGA实现
安全在电子通信中起着至关重要的作用,特别是在LTE(长期演进)这样的无线网络中,保护数据和资源免受恶意活动的侵害至关重要。加密算法是安全机制的核心,确保敏感信息得到保护。虽然这些算法的软件实现相对简单,但在移动电话等通信设备的实时应用中,它们通常需要更快的速度。因此,有必要将这些加密算法实现为硬件加密处理器。本文提出了一种针对4G LTE安全应用的SNOW3G加密处理器架构的新实现,重点关注了面积、功耗和效率。提出的改进的SNOW3G架构在FPGA Zynq ZC702上实现时仅利用了0.31%的可用面积,并实现了28.34的效率(以吞吐量与面积的比率来量化)。此外,它消耗的总功率为0.142mW。这些低功耗和面积要求使设计非常适合集成到移动设备中,满足其特定限制并实现高效的加密操作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Embedded Systems Letters
IEEE Embedded Systems Letters Engineering-Control and Systems Engineering
CiteScore
3.30
自引率
0.00%
发文量
65
期刊介绍: The IEEE Embedded Systems Letters (ESL), provides a forum for rapid dissemination of latest technical advances in embedded systems and related areas in embedded software. The emphasis is on models, methods, and tools that ensure secure, correct, efficient and robust design of embedded systems and their applications.
期刊最新文献
Time-Sensitive Networking in Low Latency Cyber-Physical Systems FedTinyWolf -A Memory Efficient Federated Embedded Learning Mechanism SCALLER: Standard Cell Assembled and Local Layout Effect-Based Ring Oscillators Table of Contents IEEE Embedded Systems Letters Publication Information
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1