W-Band CMOS Wilkinson Power Divider

Byeong-Chan Lee, Jeong-Taek Lim, Jae-Eun Lee, Jae-Hyeok Song, Jeong-Taek Son, Joon-Hyung Kim, Min-Seok Baek, Jong-Seong Park, Eun-Gyu Lee, Choul-Young Kim
{"title":"W-Band CMOS Wilkinson Power Divider","authors":"Byeong-Chan Lee, Jeong-Taek Lim, Jae-Eun Lee, Jae-Hyeok Song, Jeong-Taek Son, Joon-Hyung Kim, Min-Seok Baek, Jong-Seong Park, Eun-Gyu Lee, Choul-Young Kim","doi":"10.5515/kjkiees.2023.34.9.700","DOIUrl":null,"url":null,"abstract":"This paper presents the design of W-band Wilkinson power divider using 65 nm bulk CMOS process. In this design, the quarter-wavelength (λ/4) transmission line was replaced with a lumped element, and a CRC structure was applied to the isolation network circuit. In addition, a metal wall was installed between the two output lines to enhance isolation. This power divider had a maximum insertion loss of 1.93 dB and a minimum isolation of 13.3 dB in the 75~110 GHz band. The return loss was more than 7.2 dB, and the size of the core was 0.2×0.12 mm2.","PeriodicalId":55817,"journal":{"name":"Journal of the Korean Institute of Electromagnetic Engineering and Science","volume":"376 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of the Korean Institute of Electromagnetic Engineering and Science","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.5515/kjkiees.2023.34.9.700","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents the design of W-band Wilkinson power divider using 65 nm bulk CMOS process. In this design, the quarter-wavelength (λ/4) transmission line was replaced with a lumped element, and a CRC structure was applied to the isolation network circuit. In addition, a metal wall was installed between the two output lines to enhance isolation. This power divider had a maximum insertion loss of 1.93 dB and a minimum isolation of 13.3 dB in the 75~110 GHz band. The return loss was more than 7.2 dB, and the size of the core was 0.2×0.12 mm2.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
w波段CMOS威尔金森功率分压器
本文提出了一种采用65nm块体CMOS工艺设计w波段威尔金森功率分配器的方法。在本设计中,将四分之一波长(λ/4)传输线替换为集总元件,并在隔离网络电路中采用CRC结构。此外,在两条输出线之间安装了金属墙以加强隔离。该功率分配器在75~110 GHz频段的最大插入损耗为1.93 dB,最小隔离度为13.3 dB。回波损耗大于7.2 dB,磁芯尺寸为0.2×0.12 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
审稿时长
3 weeks
期刊最新文献
W-Band CMOS Wilkinson Power Divider Application of the Reaction Theorem to Calculate the Coupling between Array Antennas on an Integrated Mast Experimental Study of Active EMI Filters for the Reduction of EMI Passive Elements in SMPS for TV Power IFF Function Design and Mode 5 AIMS Certification Test for CSR-II High-Speed Target Velocity Compensation and Detection/Tracking Algorithm to Improve Detection/Tracking Accuracy for Active Protection System Radar
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1