Memristor-based spiking neural networks: cooperative development of neural network architecture/algorithms and memristors

Chip Pub Date : 2024-06-01 DOI:10.1016/j.chip.2024.100093
Huihui Peng, Lin Gan, Xin Guo
{"title":"Memristor-based spiking neural networks: cooperative development of neural network architecture/algorithms and memristors","authors":"Huihui Peng,&nbsp;Lin Gan,&nbsp;Xin Guo","doi":"10.1016/j.chip.2024.100093","DOIUrl":null,"url":null,"abstract":"<div><p>Inspired by the structure and principles of the human brain, spike neural networks (SNNs) appear as the latest generation of artificial neural networks, attracting significant and universal attention due to their remarkable low-energy transmission by pulse and powerful capability for large-scale parallel computation. Current research on artificial neural networks gradually change from software simulation into hardware implementation. However, such a process is fraught with challenges. In particular, memristors are highly anticipated hardware candidates owing to their fast-programming speed, low power consumption, and compatibility with the complementary metal–oxide semiconductor (CMOS) technology. In this review, we start from the basic principles of SNNs, and then introduced memristor-based technologies for hardware implementation of SNNs, and further discuss the feasibility of integrating customized algorithm optimization to promote efficient and energy-saving SNN hardware systems. Finally, based on the existing memristor technology, we summarize the current problems and challenges in this field.</p></div>","PeriodicalId":100244,"journal":{"name":"Chip","volume":"3 2","pages":"Article 100093"},"PeriodicalIF":0.0000,"publicationDate":"2024-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S270947232400011X/pdfft?md5=45bccc10058e80fbaed47545c5fd2f62&pid=1-s2.0-S270947232400011X-main.pdf","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Chip","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S270947232400011X","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Inspired by the structure and principles of the human brain, spike neural networks (SNNs) appear as the latest generation of artificial neural networks, attracting significant and universal attention due to their remarkable low-energy transmission by pulse and powerful capability for large-scale parallel computation. Current research on artificial neural networks gradually change from software simulation into hardware implementation. However, such a process is fraught with challenges. In particular, memristors are highly anticipated hardware candidates owing to their fast-programming speed, low power consumption, and compatibility with the complementary metal–oxide semiconductor (CMOS) technology. In this review, we start from the basic principles of SNNs, and then introduced memristor-based technologies for hardware implementation of SNNs, and further discuss the feasibility of integrating customized algorithm optimization to promote efficient and energy-saving SNN hardware systems. Finally, based on the existing memristor technology, we summarize the current problems and challenges in this field.

Abstract Image

Abstract Image

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于 Memristor 的尖峰神经网络:神经网络架构/算法与 Memristor 的合作开发
受人脑结构和原理的启发,尖峰神经网络(SNN)作为最新一代人工神经网络出现,因其显著的低能量脉冲传输和强大的大规模并行计算能力而受到广泛关注。目前,人工神经网络的研究逐渐从软件模拟转向硬件实现。然而,这一过程充满挑战。其中,忆阻器因其编程速度快、功耗低以及与互补金属氧化物半导体(CMOS)技术的兼容性而成为备受期待的硬件候选。在这篇综述中,我们首先介绍了SNN的基本原理,然后介绍了基于忆阻器的SNN硬件实现技术,并进一步讨论了集成定制算法优化以促进高效节能的SNN硬件系统的可行性。最后,基于现有的忆阻器技术,我们总结了该领域目前存在的问题和面临的挑战。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
2.80
自引率
0.00%
发文量
0
期刊最新文献
On-chip integrated plasmon-induced high-performance self-powered Pt/GaN ultraviolet photodetector On-chip warped three-dimensional InGaN/GaN quantum well diode with transceiver coexistence characters Chip-scale metaphotonic singularities: topological, dynamical, and practical aspects A versatile optoelectronic device for ultrasensitive negative-positive pressure sensing applications Silicon photonic integrated wideband radio frequency self-interference cancellation chip for over-the-air in-band full-duplex communication
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1