A review on warpage measurement metrologies for advanced electronic packaging

IF 1.6 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Reliability Pub Date : 2024-07-17 DOI:10.1016/j.microrel.2024.115456
Guoli Sun , Shuye Zhang
{"title":"A review on warpage measurement metrologies for advanced electronic packaging","authors":"Guoli Sun ,&nbsp;Shuye Zhang","doi":"10.1016/j.microrel.2024.115456","DOIUrl":null,"url":null,"abstract":"<div><p>In the post-Moore era, advanced electronic packaging technology emerges as a prominent direction for the future evolution of semiconductor industry. Nevertheless, warpage remains a prevalent issue in this domain, capable of significantly disrupting the precision and automation operation of subsequent processes, thereby precipitating various operational challenges. Consequently, the comprehensive examination of warpage assumes paramount important in enhancing packaging assembly yield and ensuring device reliability. The rigorous measurement of warpage through experimental methodologies assumes a pivotal role in investigating warpage-related concerns. Thus, this review has succinctly encapsulated established warpage measurement metrologies that are extensively employed in advanced semiconductor packages, shedding light on the measurement capabilities, advantages and limitations inherent of each technique. Typically, warpage measurement techniques can be broadly categorized into two main classes: contact and noncontact methods. Noteworthy examples of the former category encompass moiré interferometry, digital image correlation (DIC), laser scanning measurement and optical interferometry, while the later involves stylus-based technique and the use of ruler for warpage data acquisition. Furthermore, this study encompasses a comprehensive examination of all the aforementioned measurement methods and offers insights into their comparative analysis, as well as future prospects. Notably, empirical investigations suggest that moiré-based methodologies reign supreme. This discourse delineates the technical challenges and future development trends facing each warpage measurement method. In essence, the goal of this study is to furnish concise and coherent guidelines and support for engineers and researchers seeking to navigate the realm of warpage measurement within the sphere of advanced electronic packaging.</p></div>","PeriodicalId":51131,"journal":{"name":"Microelectronics Reliability","volume":"160 ","pages":"Article 115456"},"PeriodicalIF":1.6000,"publicationDate":"2024-07-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Reliability","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026271424001367","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In the post-Moore era, advanced electronic packaging technology emerges as a prominent direction for the future evolution of semiconductor industry. Nevertheless, warpage remains a prevalent issue in this domain, capable of significantly disrupting the precision and automation operation of subsequent processes, thereby precipitating various operational challenges. Consequently, the comprehensive examination of warpage assumes paramount important in enhancing packaging assembly yield and ensuring device reliability. The rigorous measurement of warpage through experimental methodologies assumes a pivotal role in investigating warpage-related concerns. Thus, this review has succinctly encapsulated established warpage measurement metrologies that are extensively employed in advanced semiconductor packages, shedding light on the measurement capabilities, advantages and limitations inherent of each technique. Typically, warpage measurement techniques can be broadly categorized into two main classes: contact and noncontact methods. Noteworthy examples of the former category encompass moiré interferometry, digital image correlation (DIC), laser scanning measurement and optical interferometry, while the later involves stylus-based technique and the use of ruler for warpage data acquisition. Furthermore, this study encompasses a comprehensive examination of all the aforementioned measurement methods and offers insights into their comparative analysis, as well as future prospects. Notably, empirical investigations suggest that moiré-based methodologies reign supreme. This discourse delineates the technical challenges and future development trends facing each warpage measurement method. In essence, the goal of this study is to furnish concise and coherent guidelines and support for engineers and researchers seeking to navigate the realm of warpage measurement within the sphere of advanced electronic packaging.

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
先进电子封装翘曲测量计量学综述
在后摩尔时代,先进的电子封装技术成为半导体行业未来发展的一个重要方向。然而,翘曲仍然是这一领域的一个普遍问题,能够严重破坏后续流程的精度和自动化操作,从而引发各种操作挑战。因此,全面检查翘曲对于提高封装组装产量和确保设备可靠性至关重要。通过实验方法对翘曲进行严格测量,在研究与翘曲相关的问题方面具有举足轻重的作用。因此,本综述简明扼要地概括了先进半导体封装中广泛使用的成熟翘曲测量计量学,阐明了每种技术固有的测量能力、优势和局限性。通常,翘曲测量技术可大致分为两大类:接触式和非接触式方法。前者包括莫埃里干涉测量法、数字图像相关法(DIC)、激光扫描测量法和光学干涉测量法,后者包括基于测针的技术和使用尺子获取翘曲数据。此外,本研究还对上述所有测量方法进行了全面检查,并对它们的比较分析和未来前景提出了见解。值得注意的是,经验调查表明,基于摩尔纹的方法是最重要的。本论文阐述了每种翘曲测量方法所面临的技术挑战和未来发展趋势。从本质上讲,本研究的目标是为工程师和研究人员提供简明、连贯的指导和支持,帮助他们在先进电子封装领域内探索翘曲测量方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Microelectronics Reliability
Microelectronics Reliability 工程技术-工程:电子与电气
CiteScore
3.30
自引率
12.50%
发文量
342
审稿时长
68 days
期刊介绍: Microelectronics Reliability, is dedicated to disseminating the latest research results and related information on the reliability of microelectronic devices, circuits and systems, from materials, process and manufacturing, to design, testing and operation. The coverage of the journal includes the following topics: measurement, understanding and analysis; evaluation and prediction; modelling and simulation; methodologies and mitigation. Papers which combine reliability with other important areas of microelectronics engineering, such as design, fabrication, integration, testing, and field operation will also be welcome, and practical papers reporting case studies in the field and specific application domains are particularly encouraged. Most accepted papers will be published as Research Papers, describing significant advances and completed work. Papers reviewing important developing topics of general interest may be accepted for publication as Review Papers. Urgent communications of a more preliminary nature and short reports on completed practical work of current interest may be considered for publication as Research Notes. All contributions are subject to peer review by leading experts in the field.
期刊最新文献
Comparative study of single event upset susceptibility in the Complementary FET (CFET) and FinFET based 6T-SRAM Effects of humidity, ionic contaminations and temperature on the degradation of silicone-based sealing materials used in microelectronics Physics-of-failure based lifetime modelling for SiC based automotive power modules using rate- and temperature-dependent modelling of sintered silver Study on single-event burnout hardening with reduction of hole current density by top polysilicon diode of SOI LDMOS based on TCAD simulations An online junction temperature detection circuit for SiC MOSFETs considering threshold voltage drift compensation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1