An auto-zeroing chopper-stabilized capacitively coupled instrumentation amplifier with 25-Vpp common-mode interference tolerance

IF 1.9 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Journal Pub Date : 2024-07-20 DOI:10.1016/j.mejo.2024.106303
{"title":"An auto-zeroing chopper-stabilized capacitively coupled instrumentation amplifier with 25-Vpp common-mode interference tolerance","authors":"","doi":"10.1016/j.mejo.2024.106303","DOIUrl":null,"url":null,"abstract":"<div><p>In this paper, an Electrocardiogram (ECG) signal amplifier with beyond supply rail common-mode interference (CMI) cancellation (CMIC) capability is proposed. The amplifier is composed of a comparator logic, a current source charge pump (CSCP), input pre-charge buffers, and an auto-zeroing (AZ) capacitively coupled chopper instrumentation amplifier (CCIA). The principle and circuit details of the CMI suppression circuit will be analyzed in the article. Based on a standard 180 nm CMOS process, it achieves a 25 <span><math><msub><mrow><mi>V</mi></mrow><mrow><mtext>pp</mtext></mrow></msub></math></span> power line CMI tolerance from a 1.8-V supply. At an input CMI of 4 <span><math><msub><mrow><mi>V</mi></mrow><mrow><mtext>pp</mtext></mrow></msub></math></span>, it consumes 151.91 <span><math><mi>μ</mi></math></span>W, achieves a total harmonic distortion (THD) of -78.8 dB, and has an effective number of bits (ENOB) of 12.02 bits.</p></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":null,"pages":null},"PeriodicalIF":1.9000,"publicationDate":"2024-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239124000079","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, an Electrocardiogram (ECG) signal amplifier with beyond supply rail common-mode interference (CMI) cancellation (CMIC) capability is proposed. The amplifier is composed of a comparator logic, a current source charge pump (CSCP), input pre-charge buffers, and an auto-zeroing (AZ) capacitively coupled chopper instrumentation amplifier (CCIA). The principle and circuit details of the CMI suppression circuit will be analyzed in the article. Based on a standard 180 nm CMOS process, it achieves a 25 Vpp power line CMI tolerance from a 1.8-V supply. At an input CMI of 4 Vpp, it consumes 151.91 μW, achieves a total harmonic distortion (THD) of -78.8 dB, and has an effective number of bits (ENOB) of 12.02 bits.

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有 25 Vpp 的自动归零斩波稳定电容耦合仪表放大器
本文提出了一种具有超越电源轨共模干扰(CMI)消除(CMIC)能力的心电图(ECG)信号放大器。该放大器由比较器逻辑、电流源电荷泵(CSCP)、输入预充电缓冲器和自动归零(AZ)电容耦合斩波仪表放大器(CCIA)组成。文章将分析 CMI 抑制电路的原理和电路细节。该电路基于标准 180 nm CMOS 工艺,可在 1.8 V 电源下实现 25 Vpp 的电源线 CMI 容差。输入 CMI 为 4 Vpp 时,功耗为 151.91 μW,总谐波失真 (THD) 为 -78.8 dB,有效位数 (ENOB) 为 12.02 位。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Microelectronics Journal
Microelectronics Journal 工程技术-工程:电子与电气
CiteScore
4.00
自引率
27.30%
发文量
222
审稿时长
43 days
期刊介绍: Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems. The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc. Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.
期刊最新文献
An enhanced efficiency 170–260 GHz frequency doubler based on three points resonance matching technique String-level compact modeling of erase operations in the body-floated vertical channel of 3D charge trapping flash memory Design of a low-power Digital-to-Pulse Converter (DPC) for in-memory-computing applications A cost-effective and highly robust triple-node-upset self-recoverable latch design based on dual-output C-elements Junctionless accumulation-mode SOI ferroelectric FinFET for synaptic weights
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1