An ICMR-enhanced three-opamp instrumentation amplifier

IF 1.9 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Journal Pub Date : 2024-07-18 DOI:10.1016/j.mejo.2024.106342
{"title":"An ICMR-enhanced three-opamp instrumentation amplifier","authors":"","doi":"10.1016/j.mejo.2024.106342","DOIUrl":null,"url":null,"abstract":"<div><p>The three-operational amplifiers (three-opamp) structure is a widely used topology to design precision instrumentation amplifiers (IAs). However, the input common-mode range (ICMR) of the classical three-opamp IA is limited to the output voltage range of the internal operational amplifiers, resulting in the output voltage range being constrained by the input common-mode voltage. This article proposes an ICMR-enhanced three-opamp topology, which constructs a common-mode feedback (CMFB) loop at the first stage of the IA, enabling the first stage has the capability of common-mode rejection. Hence, the proposed ICMR-enhanced three-opamp IA overcomes the limitation of ICMR, eliminates the constraint of the output voltage range and improves the common-mode rejection ratio (CMRR). The proposed circuit was designed and simulated using complementary bipolar process. The simulation results showed that the output voltage range remains constant regardless of the input common-mode voltages, the CMRR is greater than 150 dB, and the Gain Bandwidth Product (GBW) was 4.1 MHz. The advantages of the proposed ICMR-enhanced three-opamp IA will enable its use in more environments.</p></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":null,"pages":null},"PeriodicalIF":1.9000,"publicationDate":"2024-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S1879239124000468/pdfft?md5=5fc710a9fd171c502f7eb7cb0709cd5c&pid=1-s2.0-S1879239124000468-main.pdf","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1879239124000468","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

The three-operational amplifiers (three-opamp) structure is a widely used topology to design precision instrumentation amplifiers (IAs). However, the input common-mode range (ICMR) of the classical three-opamp IA is limited to the output voltage range of the internal operational amplifiers, resulting in the output voltage range being constrained by the input common-mode voltage. This article proposes an ICMR-enhanced three-opamp topology, which constructs a common-mode feedback (CMFB) loop at the first stage of the IA, enabling the first stage has the capability of common-mode rejection. Hence, the proposed ICMR-enhanced three-opamp IA overcomes the limitation of ICMR, eliminates the constraint of the output voltage range and improves the common-mode rejection ratio (CMRR). The proposed circuit was designed and simulated using complementary bipolar process. The simulation results showed that the output voltage range remains constant regardless of the input common-mode voltages, the CMRR is greater than 150 dB, and the Gain Bandwidth Product (GBW) was 4.1 MHz. The advantages of the proposed ICMR-enhanced three-opamp IA will enable its use in more environments.

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
ICMR 增强型三功放仪表放大器
三运算放大器(three-opamp)结构是设计精密仪表放大器(IA)时广泛采用的拓扑结构。然而,经典三运算放大器的输入共模范围(ICMR)受限于内部运算放大器的输出电压范围,导致输出电压范围受到输入共模电压的限制。本文提出了一种 ICMR 增强型三运算放大器拓扑结构,它在放大器的第一级构建了一个共模反馈(CMFB)回路,使第一级具有共模抑制能力。因此,所提出的 ICMR 增强型三功放 IA 克服了 ICMR 的限制,消除了输出电压范围的约束,并提高了共模抑制比 (CMRR)。所提出的电路采用互补双极工艺进行设计和仿真。仿真结果表明,无论输入共模电压如何变化,输出电压范围保持不变,CMRR 大于 150 dB,增益带宽积(GBW)为 4.1 MHz。拟议的 ICMR 增强型三功放 IA 的优势将使其能够在更多环境中使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Microelectronics Journal
Microelectronics Journal 工程技术-工程:电子与电气
CiteScore
4.00
自引率
27.30%
发文量
222
审稿时长
43 days
期刊介绍: Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems. The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc. Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.
期刊最新文献
An enhanced efficiency 170–260 GHz frequency doubler based on three points resonance matching technique String-level compact modeling of erase operations in the body-floated vertical channel of 3D charge trapping flash memory Design of a low-power Digital-to-Pulse Converter (DPC) for in-memory-computing applications A cost-effective and highly robust triple-node-upset self-recoverable latch design based on dual-output C-elements Junctionless accumulation-mode SOI ferroelectric FinFET for synaptic weights
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1