A DC-43.5 GHz Wire-Bonding and Vertical Via Interconnection by Embedded Nonuniform Elliptical Technique for 3-D System in Package

IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Components, Packaging and Manufacturing Technology Pub Date : 2024-08-13 DOI:10.1109/TCPMT.2024.3442828
Pei Ge;Hao-Ran Zhu;Jia-Guo Lu
{"title":"A DC-43.5 GHz Wire-Bonding and Vertical Via Interconnection by Embedded Nonuniform Elliptical Technique for 3-D System in Package","authors":"Pei Ge;Hao-Ran Zhu;Jia-Guo Lu","doi":"10.1109/TCPMT.2024.3442828","DOIUrl":null,"url":null,"abstract":"In this article, a novel ultrawide wire-bonding and vertical via interconnection are proposed for 3-D system in package (SiP) by embedded nonuniform elliptic technique. The vertical compensation structure of the bonding wires is constructed by an elliptic capacitive stripline with a series inductance short via. For vertical via interconnection, the elliptical slot is employed to act as a seventh-order low-pass filter with the quasi-coaxial structure, which is formed by the signal hole surrounded by several grounded holes. The impedance fluctuation is significantly reduced by gradually changing the width of the elliptic structure. The coupling between the adjacent wires is added to build the equivalent circuit model, which can accurately analyze the transmission behavior of the wire-bonding interconnection. From the measurement results, the return loss is better than 15 dB and the insertion loss is less than 1 dB within the frequency range of dc-43.5 GHz.","PeriodicalId":13085,"journal":{"name":"IEEE Transactions on Components, Packaging and Manufacturing Technology","volume":null,"pages":null},"PeriodicalIF":2.3000,"publicationDate":"2024-08-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components, Packaging and Manufacturing Technology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10634530/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In this article, a novel ultrawide wire-bonding and vertical via interconnection are proposed for 3-D system in package (SiP) by embedded nonuniform elliptic technique. The vertical compensation structure of the bonding wires is constructed by an elliptic capacitive stripline with a series inductance short via. For vertical via interconnection, the elliptical slot is employed to act as a seventh-order low-pass filter with the quasi-coaxial structure, which is formed by the signal hole surrounded by several grounded holes. The impedance fluctuation is significantly reduced by gradually changing the width of the elliptic structure. The coupling between the adjacent wires is added to build the equivalent circuit model, which can accurately analyze the transmission behavior of the wire-bonding interconnection. From the measurement results, the return loss is better than 15 dB and the insertion loss is less than 1 dB within the frequency range of dc-43.5 GHz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过嵌入式非均匀椭圆技术实现 DC-43.5 GHz 线键合和垂直通孔互连的三维封装系统
本文通过嵌入式非均匀椭圆技术,为三维封装系统(SiP)提出了一种新型超宽键合线和垂直通孔互连技术。键合导线的垂直补偿结构由带有串联电感短通孔的椭圆形电容带状线构成。在垂直通孔互连中,椭圆槽被用作准同轴结构的七阶低通滤波器,它由多个接地孔包围的信号孔构成。通过逐渐改变椭圆结构的宽度,阻抗波动明显减小。在建立等效电路模型时,加入了相邻导线之间的耦合,从而可以准确分析导线绑定互连的传输行为。测量结果表明,在 dc-43.5 GHz 频率范围内,回波损耗优于 15 dB,插入损耗小于 1 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Transactions on Components, Packaging and Manufacturing Technology
IEEE Transactions on Components, Packaging and Manufacturing Technology ENGINEERING, MANUFACTURING-ENGINEERING, ELECTRICAL & ELECTRONIC
CiteScore
4.70
自引率
13.60%
发文量
203
审稿时长
3 months
期刊介绍: IEEE Transactions on Components, Packaging, and Manufacturing Technology publishes research and application articles on modeling, design, building blocks, technical infrastructure, and analysis underpinning electronic, photonic and MEMS packaging, in addition to new developments in passive components, electrical contacts and connectors, thermal management, and device reliability; as well as the manufacture of electronics parts and assemblies, with broad coverage of design, factory modeling, assembly methods, quality, product robustness, and design-for-environment.
期刊最新文献
Table of Contents Front Cover Table of Contents Front Cover IEEE Transactions on Components, Packaging and Manufacturing Technology Society Information
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1