Ultra-Wideband 4-Bit Distributed Phase Shifters Using Lattice Network at K/Ka- and E/W-Band

Sungwon Kwon;Minjae Jung;Byung-Wook Min
{"title":"Ultra-Wideband 4-Bit Distributed Phase Shifters Using Lattice Network at K/Ka- and E/W-Band","authors":"Sungwon Kwon;Minjae Jung;Byung-Wook Min","doi":"10.1109/OJSSCS.2024.3453777","DOIUrl":null,"url":null,"abstract":"In this article, we introduce an ultra-wideband 4-bit distributed phase shifter using a lattice network. To achieve wider bandwidth, the proposed phase shifter employed an all-pass lattice network instead of the traditional low-pass ladder network. Seven cascaded 22.5° lattice phase shifters and one switched line 180° phase shifter were used to achieve 360° phase shift range. Based on our theoretical analysis, we designed the lattice network as a constant-phase shifter rather than a delay line. Implementations in the K/Ka- and E/W-bands validate the suitability of the lattice network for constant-phase shifting. Fabricated using 28-nm bulk CMOS technology, the K/Ka-band phase shifter had a size of 0.45 mm2 excluding pads. Within the frequency range of 20.5–35.5 GHz, the root-mean-square (RMS) phase error ranged from 1.6 to 5°, the RMS gain error ranged from 0.3 to 0.6 dB, and the return loss remained above 10 dB. At 28 GHz, the insertion loss was \n<inline-formula> <tex-math>$11.6\\pm 0$ </tex-math></inline-formula>\n.8 dB without dc power consumption. Fabricated using 28-nm FD-SOI technology, the E/W-band phase shifter had a size of 0.3 mm2 excluding pads. Within the frequency range of 63.5–100.5 GHz, the RMS phase error ranged from 2.4 to 4.6°, the RMS gain error ranged from 0.44 to 1 dB, and the return loss remained above 10 dB. At 82 GHz, the insertion loss was \n<inline-formula> <tex-math>$11.9\\pm 1$ </tex-math></inline-formula>\n.1 dB without dc power consumption. The proposed phase shifter demonstrated exceptional performance for multistandard operation, achieving low RMS phase and gain errors across a wide fractional bandwidth of 53.6% and 45.1%, respectively.","PeriodicalId":100633,"journal":{"name":"IEEE Open Journal of the Solid-State Circuits Society","volume":"4 ","pages":"122-130"},"PeriodicalIF":0.0000,"publicationDate":"2024-09-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10663470","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Open Journal of the Solid-State Circuits Society","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10663470/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this article, we introduce an ultra-wideband 4-bit distributed phase shifter using a lattice network. To achieve wider bandwidth, the proposed phase shifter employed an all-pass lattice network instead of the traditional low-pass ladder network. Seven cascaded 22.5° lattice phase shifters and one switched line 180° phase shifter were used to achieve 360° phase shift range. Based on our theoretical analysis, we designed the lattice network as a constant-phase shifter rather than a delay line. Implementations in the K/Ka- and E/W-bands validate the suitability of the lattice network for constant-phase shifting. Fabricated using 28-nm bulk CMOS technology, the K/Ka-band phase shifter had a size of 0.45 mm2 excluding pads. Within the frequency range of 20.5–35.5 GHz, the root-mean-square (RMS) phase error ranged from 1.6 to 5°, the RMS gain error ranged from 0.3 to 0.6 dB, and the return loss remained above 10 dB. At 28 GHz, the insertion loss was $11.6\pm 0$ .8 dB without dc power consumption. Fabricated using 28-nm FD-SOI technology, the E/W-band phase shifter had a size of 0.3 mm2 excluding pads. Within the frequency range of 63.5–100.5 GHz, the RMS phase error ranged from 2.4 to 4.6°, the RMS gain error ranged from 0.44 to 1 dB, and the return loss remained above 10 dB. At 82 GHz, the insertion loss was $11.9\pm 1$ .1 dB without dc power consumption. The proposed phase shifter demonstrated exceptional performance for multistandard operation, achieving low RMS phase and gain errors across a wide fractional bandwidth of 53.6% and 45.1%, respectively.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在 K/Ka 和 E/W 波段使用晶格网络的超宽带 4 位分布式移相器
本文介绍了一种使用晶格网络的超宽带 4 位分布式移相器。为了获得更宽的带宽,所提出的移相器采用了全通晶格网络,而不是传统的低通阶梯网络。七个级联 22.5° 晶格移相器和一个开关线 180° 移相器实现了 360° 的移相范围。根据理论分析,我们将晶格网络设计为恒相移相器,而不是延迟线。在 K/Ka 和 E/W 波段的实现验证了晶格网络适用于恒相移位。K/Ka 波段移相器采用 28 纳米批量 CMOS 技术制造,尺寸为 0.45 平方毫米(不包括焊盘)。在 20.5-35.5 GHz 频率范围内,均方根(RMS)相位误差在 1.6 至 5° 之间,均方根增益误差在 0.3 至 0.6 dB 之间,回波损耗保持在 10 dB 以上。在 28 GHz 时,插入损耗为 11.6/pm 0$ .8 dB,无直流功耗。E/W 波段移相器采用 28 纳米 FD-SOI 技术制造,尺寸为 0.3 平方毫米(不包括焊盘)。在 63.5-100.5 GHz 的频率范围内,有效值相位误差为 2.4 至 4.6°,有效值增益误差为 0.44 至 1 dB,回波损耗保持在 10 dB 以上。在 82 GHz 频率下,插入损耗为 11.9/pm 1$ .1 dB,无直流功耗。所提出的移相器在多标准操作中表现出了卓越的性能,在宽分数带宽上实现了较低的 RMS 相位和增益误差,分别为 53.6% 和 45.1%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The Problem of Spurious Emissions in 5G FR2 Phased Arrays, and a Solution Based on an Upmixer With Embedded LO Leakage Cancellation SAR-Assisted Energy-Efficient Hybrid ADCs Systematic Equation-Based Design of a 10-Bit, 500-MS/s Single-Channel SAR A/D Converter With 2-GHz Resolution Bandwidth Digital Phase-Locked Loops: Exploring Different Boundaries 8-Shaped Inductors: An Essential Addition to RFIC Designers’ Toolbox
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1