A High-Efficiency Envelope-Tracking Supply Modulator Using a Class-G Linear Amplifier and a Single-Inductor Dual-Input-Dual-Output Converter for 5G NR Power Amplifier
{"title":"A High-Efficiency Envelope-Tracking Supply Modulator Using a Class-G Linear Amplifier and a Single-Inductor Dual-Input-Dual-Output Converter for 5G NR Power Amplifier","authors":"Changjin Chen;Ximing Li;Rui Hu;Lin Cheng","doi":"10.1109/JSSC.2024.3481906","DOIUrl":null,"url":null,"abstract":"This article presents a hybrid envelope tracking supply modulator (ETSM) comprising a class-G linear amplifier (LA), a single-inductor dual-input-dual-output (SIDIDO) converter and a switching amplifier (SA) for 5G new radio (NR) power amplifiers (PAs). With an additional supply rail, the class-G LA detects the amplitude of the input signal in real-time, adaptively utilizes the higher supply rail when the signal exhibits large swings, and seamlessly transitions to the lower supply rail when the signal swing decreases. This operation effectively reduces the average voltage drop of LA’s bias, sinking and sourcing current, thus improving the supply modulator (SM) efficiency at tracking bandwidth (BW) as high as 200 MHz. To mitigate the distortion induced on the output envelope due to high-speed switching between the different supply rails, a smooth transition technique is introduced for high linearity. An SIDIDO converter is employed to generate the LA’s supply rails efficiently and cost-effectively. The SM is fabricated in a 65-nm CMOS process. It measures 83.4% peak efficiency when tracking the NR 200-MHz envelope with 1–5-V wide output swing range at the PA model of \n<inline-formula> <tex-math>$5~\\Omega $ </tex-math></inline-formula>\n in parallel with 200 pF capacitance.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"59 12","pages":"4101-4113"},"PeriodicalIF":4.6000,"publicationDate":"2024-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10737452/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
This article presents a hybrid envelope tracking supply modulator (ETSM) comprising a class-G linear amplifier (LA), a single-inductor dual-input-dual-output (SIDIDO) converter and a switching amplifier (SA) for 5G new radio (NR) power amplifiers (PAs). With an additional supply rail, the class-G LA detects the amplitude of the input signal in real-time, adaptively utilizes the higher supply rail when the signal exhibits large swings, and seamlessly transitions to the lower supply rail when the signal swing decreases. This operation effectively reduces the average voltage drop of LA’s bias, sinking and sourcing current, thus improving the supply modulator (SM) efficiency at tracking bandwidth (BW) as high as 200 MHz. To mitigate the distortion induced on the output envelope due to high-speed switching between the different supply rails, a smooth transition technique is introduced for high linearity. An SIDIDO converter is employed to generate the LA’s supply rails efficiently and cost-effectively. The SM is fabricated in a 65-nm CMOS process. It measures 83.4% peak efficiency when tracking the NR 200-MHz envelope with 1–5-V wide output swing range at the PA model of
$5~\Omega $
in parallel with 200 pF capacitance.
期刊介绍:
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.