An X-band high linearity rail-to-rail variable-gain LNA in 65 nm CMOS technology

IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Analog Integrated Circuits and Signal Processing Pub Date : 2025-02-06 DOI:10.1007/s10470-025-02311-5
Razieh Ghasemi, Hassan Daryanavard, Meisam Pourahmadi-Nakhli
{"title":"An X-band high linearity rail-to-rail variable-gain LNA in 65 nm CMOS technology","authors":"Razieh Ghasemi,&nbsp;Hassan Daryanavard,&nbsp;Meisam Pourahmadi-Nakhli","doi":"10.1007/s10470-025-02311-5","DOIUrl":null,"url":null,"abstract":"<div><p>In this paper a low noise figure (NF) variable-gain low noise amplifier (VG-LNA) is presented. In the proposed circuit a gain cascaded branch is utilized to provide a rail-to-rail control voltage to vary the gain of LNA in a wide range and improve the dynamic range of the front-end receiver block. Besides, the gain of the proposed LNA is amplified by using a current reused technique with the rearrangement of its components, leading to an improvement of the total occupied area by more than 22%. The performance of the proposed VG-LNA is evaluated by the post-layout simulation results provided by TSMC 65 nm CMOS technology with a 1.2 V supply voltage. The simulation results demonstrate that the gain of the circuit is varied linearly from 15 to 24.2 dB by changing the control voltage from rail-to-rail. Besides, the proposed VG-LNA has an NF of less than 3.3 dB and S11 of better than − 23 dB in a wide temperature range while the power consumption is 9.3 mW @ 9.3 GHz center frequency. Also, the occupied area of the VG-LNA is 0.187 mm<sup>2</sup> (407 µm × 460 µm).</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"122 3","pages":""},"PeriodicalIF":1.4000,"publicationDate":"2025-02-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02311-5","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper a low noise figure (NF) variable-gain low noise amplifier (VG-LNA) is presented. In the proposed circuit a gain cascaded branch is utilized to provide a rail-to-rail control voltage to vary the gain of LNA in a wide range and improve the dynamic range of the front-end receiver block. Besides, the gain of the proposed LNA is amplified by using a current reused technique with the rearrangement of its components, leading to an improvement of the total occupied area by more than 22%. The performance of the proposed VG-LNA is evaluated by the post-layout simulation results provided by TSMC 65 nm CMOS technology with a 1.2 V supply voltage. The simulation results demonstrate that the gain of the circuit is varied linearly from 15 to 24.2 dB by changing the control voltage from rail-to-rail. Besides, the proposed VG-LNA has an NF of less than 3.3 dB and S11 of better than − 23 dB in a wide temperature range while the power consumption is 9.3 mW @ 9.3 GHz center frequency. Also, the occupied area of the VG-LNA is 0.187 mm2 (407 µm × 460 µm).

Abstract Image

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于65纳米CMOS技术的x波段高线性轨对轨可变增益LNA
本文提出了一种低噪声系数可变增益低噪声放大器(VG-LNA)。在该电路中,利用增益级联支路提供轨对轨控制电压,以在较大范围内改变LNA的增益,并提高前端接收器块的动态范围。此外,所提出的LNA的增益通过使用电流重用技术及其组件的重排而被放大,导致总占用面积的改善超过22%。利用台积电65nm CMOS技术在1.2 V电源电压下提供的布局后仿真结果,对所提出的VG-LNA的性能进行了评估。仿真结果表明,通过改变控制电压,电路增益在15 ~ 24.2 dB范围内呈线性变化。此外,该VG-LNA在宽温度范围内的NF小于3.3 dB, S11优于- 23 dB,功耗为9.3 mW @ 9.3 GHz中心频率。此外,VG-LNA的占地面积为0.187 mm2(407µm × 460µm)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
期刊最新文献
FPGAs: architecture, design flow, and emerging applications—industrial perspectives Implementation of hybrid random number generator on FPGA: Combining lorenz chaotic system with carry chain based ring oscillator Voltage controlled ring oscillator with multi-frequency shift keying technique for jitter reduction in 180 nm CMOS technology Modeling and simulation of GaInAsN/GaAs MOS-HEMT for rapid detection in biosensor applications A highly tunable ultra-low cut-off frequency gm-c filter with bandwidth stabilization technique
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1