Evolution analysis of mechanical behaviours of through‑silicon via under thermal cycling load

IF 1.9 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Reliability Pub Date : 2025-04-01 Epub Date: 2025-03-01 DOI:10.1016/j.microrel.2025.115647
Kaihong Hou , Zhengwei Fan , Xun Chen , Shufeng Zhang , Yashun Wang , Yu Jiang
{"title":"Evolution analysis of mechanical behaviours of through‑silicon via under thermal cycling load","authors":"Kaihong Hou ,&nbsp;Zhengwei Fan ,&nbsp;Xun Chen ,&nbsp;Shufeng Zhang ,&nbsp;Yashun Wang ,&nbsp;Yu Jiang","doi":"10.1016/j.microrel.2025.115647","DOIUrl":null,"url":null,"abstract":"<div><div>As the key interconnecting structure of high-performance 3D chips, through‑silicon via (TSV) is of great significance to improve the packaging efficiency and computing performance of chips. However, under the increasingly complex and severe service environment, the failure mechanism of TSV is increasingly becoming a key problem hindering the development of 3D chips in the future. In this study, based on the crystal plasticity theory and with the help of literature data, the plasticity constitutive considering thermal expansion coefficient and temperature dependent plasticity parameters is constructed to simulate the mechanical behavior evolution mechanism of TSV under thermal cycling load. Results show that the mean Cu grain area increases from 55.42 μm<sup>2</sup> to 65.74 μm<sup>2</sup> after thermal cyclic loading, and the mean misorientation angle decreases from 41.34° to 35.53° correspondingly. The stability at the grain boundary is lower than that inside the grain, which can be proof by the resolved shear stress distribution, shear rate distribution and slip resistance distribution in different slip system. This study can be regard as the basis for the reliability research in extreme service environments, and has certain reference significance for promoting the development of 3D chips.</div></div>","PeriodicalId":51131,"journal":{"name":"Microelectronics Reliability","volume":"167 ","pages":"Article 115647"},"PeriodicalIF":1.9000,"publicationDate":"2025-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Reliability","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026271425000605","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2025/3/1 0:00:00","PubModel":"Epub","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

As the key interconnecting structure of high-performance 3D chips, through‑silicon via (TSV) is of great significance to improve the packaging efficiency and computing performance of chips. However, under the increasingly complex and severe service environment, the failure mechanism of TSV is increasingly becoming a key problem hindering the development of 3D chips in the future. In this study, based on the crystal plasticity theory and with the help of literature data, the plasticity constitutive considering thermal expansion coefficient and temperature dependent plasticity parameters is constructed to simulate the mechanical behavior evolution mechanism of TSV under thermal cycling load. Results show that the mean Cu grain area increases from 55.42 μm2 to 65.74 μm2 after thermal cyclic loading, and the mean misorientation angle decreases from 41.34° to 35.53° correspondingly. The stability at the grain boundary is lower than that inside the grain, which can be proof by the resolved shear stress distribution, shear rate distribution and slip resistance distribution in different slip system. This study can be regard as the basis for the reliability research in extreme service environments, and has certain reference significance for promoting the development of 3D chips.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
热循环载荷下硅通孔力学行为的演化分析
TSV作为高性能3D芯片的关键互连结构,对提高芯片的封装效率和计算性能具有重要意义。然而,在日益复杂严峻的服务环境下,TSV的失效机制日益成为未来阻碍3D芯片发展的关键问题。本研究基于晶体塑性理论,借助文献数据,构建考虑热膨胀系数和温度相关塑性参数的塑性本构,模拟热循环载荷作用下TSV的力学行为演化机制。结果表明:热循环加载后,Cu晶粒平均面积从55.42 μm2增加到65.74 μm2,平均取向角从41.34°减小到35.53°;晶界处的稳定性低于晶内的稳定性,这一点可以从不同滑移体系的分解剪应力分布、剪切速率分布和滑移阻力分布中得到证明。本研究可作为极端服务环境下可靠性研究的基础,对推动三维芯片的发展具有一定的参考意义。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Microelectronics Reliability
Microelectronics Reliability 工程技术-工程:电子与电气
CiteScore
3.30
自引率
12.50%
发文量
342
审稿时长
68 days
期刊介绍: Microelectronics Reliability, is dedicated to disseminating the latest research results and related information on the reliability of microelectronic devices, circuits and systems, from materials, process and manufacturing, to design, testing and operation. The coverage of the journal includes the following topics: measurement, understanding and analysis; evaluation and prediction; modelling and simulation; methodologies and mitigation. Papers which combine reliability with other important areas of microelectronics engineering, such as design, fabrication, integration, testing, and field operation will also be welcome, and practical papers reporting case studies in the field and specific application domains are particularly encouraged. Most accepted papers will be published as Research Papers, describing significant advances and completed work. Papers reviewing important developing topics of general interest may be accepted for publication as Review Papers. Urgent communications of a more preliminary nature and short reports on completed practical work of current interest may be considered for publication as Research Notes. All contributions are subject to peer review by leading experts in the field.
期刊最新文献
Reliability study of Sn3Ag0.5Cu solder joints in QFN/PCB assemblies Reliability assessment of SMD tantalum capacitors for Active Implantable Medical Devices: A methodology based on ALT and DoE Impedance spectroscopy of field-emission and resistive switching in dielectric films for MEMS capacitive switches applications Influence of via structures on PCB warpage during manufacturing processes Modeling and measurement of high frequency temperature variation of GaN transistors for inverter and rectifier applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1