Silver Sintering of Packaged GaN-Devices on Printed Circuit Board

J. Müller, S. Letz, Flaviu Simon, C. F. Bayer, A. Schletz, J. Görlich, T. Nishimura
{"title":"Silver Sintering of Packaged GaN-Devices on Printed Circuit Board","authors":"J. Müller, S. Letz, Flaviu Simon, C. F. Bayer, A. Schletz, J. Görlich, T. Nishimura","doi":"10.4071/imaps.1675410","DOIUrl":null,"url":null,"abstract":"\n Despite the higher thermal conductivity and the higher lifetime offered by silver sintering technologies, most packaged GaN devices are attached using solders due to technological difficulties in the sintering process. In this work, a silver sintering process for a packaged GaN power transistor on a printed circuit board (PCB) was successfully developed. Different sintering paste types were examined regarding their suitability for this application. Electrical measurements, shear tests, and metallographic cross sections were used for the evaluation. Numerical analyses were used to study the internal stress distribution in the GaN package after sintering depending on the paste structure. In the final sintering process, a shear strength of 20 MPa for sintering at 15 MPa and 240°C, for 300 s with electrical functional devices could be obtained by using nanoscale sintering paste. The authors contribute this to the high initial stiffness of the silver layer, which is obtained much earlier in the sintering process compared with the stiffness of a microscale silver paste. This high initial stiffness counteracts the semiconductor device deflection from the applied sintering pressure and reduces the stresses inside the semiconductor.","PeriodicalId":35312,"journal":{"name":"Journal of Microelectronics and Electronic Packaging","volume":" ","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2022-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Microelectronics and Electronic Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.4071/imaps.1675410","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 0

Abstract

Despite the higher thermal conductivity and the higher lifetime offered by silver sintering technologies, most packaged GaN devices are attached using solders due to technological difficulties in the sintering process. In this work, a silver sintering process for a packaged GaN power transistor on a printed circuit board (PCB) was successfully developed. Different sintering paste types were examined regarding their suitability for this application. Electrical measurements, shear tests, and metallographic cross sections were used for the evaluation. Numerical analyses were used to study the internal stress distribution in the GaN package after sintering depending on the paste structure. In the final sintering process, a shear strength of 20 MPa for sintering at 15 MPa and 240°C, for 300 s with electrical functional devices could be obtained by using nanoscale sintering paste. The authors contribute this to the high initial stiffness of the silver layer, which is obtained much earlier in the sintering process compared with the stiffness of a microscale silver paste. This high initial stiffness counteracts the semiconductor device deflection from the applied sintering pressure and reduces the stresses inside the semiconductor.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
印刷电路板上封装gan器件的银烧结
尽管银烧结技术提供了更高的导热性和更高的寿命,但由于烧结过程中的技术困难,大多数封装的GaN器件都是使用焊料连接的。在这项工作中,成功地开发了一种在印刷电路板(PCB)上封装GaN功率晶体管的银烧结工艺。研究了不同类型的烧结浆料对该应用的适用性。电测量、剪切试验和金相截面被用于评估。采用数值分析方法研究了烧结后氮化镓封装内部应力随浆料结构的变化规律。在最终烧结过程中,采用纳米级烧结浆料,在15 MPa、240℃条件下烧结300 s,可获得20 MPa的剪切强度。作者将此归因于银层的高初始刚度,与微尺度银浆的刚度相比,银层的初始刚度在烧结过程中得到的时间要早得多。这种高初始刚度抵消了半导体器件因施加烧结压力而产生的偏转,并减少了半导体内部的应力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Journal of Microelectronics and Electronic Packaging
Journal of Microelectronics and Electronic Packaging Engineering-Electrical and Electronic Engineering
CiteScore
1.30
自引率
0.00%
发文量
5
期刊介绍: The International Microelectronics And Packaging Society (IMAPS) is the largest society dedicated to the advancement and growth of microelectronics and electronics packaging technologies through professional education. The Society’s portfolio of technologies is disseminated through symposia, conferences, workshops, professional development courses and other efforts. IMAPS currently has more than 4,000 members in the United States and more than 4,000 international members around the world.
期刊最新文献
Study on the Manufacturability of X Dimension Fan Out Integration Package with Organic RDLs (XDFOI-O) AlGaN High Electron Mobility Transistor for High-Temperature Logic A Novel Approach for Characterizing Epoxy Mold Compound High Temperature Swelling Dual-Band Dual-Polarized Antennas for 5G mmWave Base Stations An Evaluation on the Mechanical and Conductive Performance of Electrically Conductive Film Adhesives with Glass Fabric Carriers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1