S. Lakshminarayanan, Kiran Kumar B M, S. N. Rao, P. S.
{"title":"Current mode control of single phase grid tie inverter with anti-islanding","authors":"S. Lakshminarayanan, Kiran Kumar B M, S. N. Rao, P. S.","doi":"10.11591/IJPEDS.V12.I1.PP241-248","DOIUrl":null,"url":null,"abstract":"The aim of this paper is to explore the use of various current mode control (CMC) techniques to design a single phase grid tie inverter integrated with anti-islanding protection. Three types of CMC techniques have been discussed, namely current hysteresis control (CHC), constant frequency control (CFC) and average current mode control (ACMC). The performance of the grid tie inverter in the event of grid voltage failure is also studied to help install an anti-islanding mechanism. The proposed control techniques shall eliminate the use of Phase locked loop (PLL) control as the current reference is generated from the grid voltage itself. All three current mode control techniques of an inverter have been simulated in MATLAB/Simulink to evaluate the performance of the designed inverter. The simulated results show a current THD of less than 5% in all three methods and a good anti-islanding response.","PeriodicalId":38280,"journal":{"name":"International Journal of Power Electronics and Drive Systems","volume":"12 1","pages":"241-248"},"PeriodicalIF":0.0000,"publicationDate":"2021-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Power Electronics and Drive Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.11591/IJPEDS.V12.I1.PP241-248","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"Energy","Score":null,"Total":0}
引用次数: 2
Abstract
The aim of this paper is to explore the use of various current mode control (CMC) techniques to design a single phase grid tie inverter integrated with anti-islanding protection. Three types of CMC techniques have been discussed, namely current hysteresis control (CHC), constant frequency control (CFC) and average current mode control (ACMC). The performance of the grid tie inverter in the event of grid voltage failure is also studied to help install an anti-islanding mechanism. The proposed control techniques shall eliminate the use of Phase locked loop (PLL) control as the current reference is generated from the grid voltage itself. All three current mode control techniques of an inverter have been simulated in MATLAB/Simulink to evaluate the performance of the designed inverter. The simulated results show a current THD of less than 5% in all three methods and a good anti-islanding response.
期刊介绍:
International Journal of Power Electronics and Drive Systems (IJPEDS) is the official publication of the Institute of Advanced Engineering and Science (IAES). The journal is open to submission from scholars and experts in the wide areas of power electronics and electrical drive systems from the global world. The scope of the journal includes all issues in the field of Power Electronics and drive systems. Included are techniques for advanced power semiconductor devices, control in power electronics, low and high power converters (inverters, converters, controlled and uncontrolled rectifiers), Control algorithms and techniques applied to power electronics, electromagnetic and thermal performance of electronic power converters and inverters, power quality and utility applications, renewable energy, electric machines, modelling, simulation, analysis, design and implementations of the application of power circuit components (power semiconductors, inductors, high frequency transformers, capacitors), EMI/EMC considerations, power devices and components, sensors, integration and packaging, applications in motor drives, wind energy systems, solar, battery chargers, UPS and hybrid systems and other applications.