{"title":"Enhanced analog/RF performance of hybrid charge plasma based junctionless C-FinFET amplifiers at 10 nm technology node","authors":"Kallolini Banerjee, Abhijit Biswas","doi":"10.1016/j.mejo.2022.105662","DOIUrl":null,"url":null,"abstract":"<div><p>We report a novel hybrid complementary metal-oxide semiconductor (CMOS) amplifier (H-CA) combining charge plasma based junctionless (CP) n-FinFET and conventional junctionless (JL) p-FinFET and compare its analog/RF performance with JL FinFETs at 10-nm technology node. The CP FinFETs are found to exhibit improved unity gain cut-off frequency (F<sub>T</sub>) and transconductance frequency product (TFP) compared to JL FinFETs. To evaluate the performance improvement of hybrid CMOS amplifier we compare three different amplifiers, in terms of voltage gain and gain band-width. Our investigations reveal that the voltage gain of the proposed H-CA exhibits significant improvement of ∼40.02%, relative to its equally sized JL-CA value, at V<sub>Bias</sub><span> = supply voltage (V</span><sub>DD</sub>)/2. Moreover, the GBW of the H-CA exhibits ∼41.67% enhancement evaluated at V<sub>Bias</sub> = V<sub>DD</sub><span>/2 alongside showing better stability to variation in bias voltage compared to its JL counterpart. Thus CP based nanoscale CMOS amplifiers could be used for future high performance analog/RF applications.</span></p></div>","PeriodicalId":49818,"journal":{"name":"Microelectronics Journal","volume":"131 ","pages":"Article 105662"},"PeriodicalIF":1.9000,"publicationDate":"2023-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026269222002919","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 3
Abstract
We report a novel hybrid complementary metal-oxide semiconductor (CMOS) amplifier (H-CA) combining charge plasma based junctionless (CP) n-FinFET and conventional junctionless (JL) p-FinFET and compare its analog/RF performance with JL FinFETs at 10-nm technology node. The CP FinFETs are found to exhibit improved unity gain cut-off frequency (FT) and transconductance frequency product (TFP) compared to JL FinFETs. To evaluate the performance improvement of hybrid CMOS amplifier we compare three different amplifiers, in terms of voltage gain and gain band-width. Our investigations reveal that the voltage gain of the proposed H-CA exhibits significant improvement of ∼40.02%, relative to its equally sized JL-CA value, at VBias = supply voltage (VDD)/2. Moreover, the GBW of the H-CA exhibits ∼41.67% enhancement evaluated at VBias = VDD/2 alongside showing better stability to variation in bias voltage compared to its JL counterpart. Thus CP based nanoscale CMOS amplifiers could be used for future high performance analog/RF applications.
期刊介绍:
Published since 1969, the Microelectronics Journal is an international forum for the dissemination of research and applications of microelectronic systems, circuits, and emerging technologies. Papers published in the Microelectronics Journal have undergone peer review to ensure originality, relevance, and timeliness. The journal thus provides a worldwide, regular, and comprehensive update on microelectronic circuits and systems.
The Microelectronics Journal invites papers describing significant research and applications in all of the areas listed below. Comprehensive review/survey papers covering recent developments will also be considered. The Microelectronics Journal covers circuits and systems. This topic includes but is not limited to: Analog, digital, mixed, and RF circuits and related design methodologies; Logic, architectural, and system level synthesis; Testing, design for testability, built-in self-test; Area, power, and thermal analysis and design; Mixed-domain simulation and design; Embedded systems; Non-von Neumann computing and related technologies and circuits; Design and test of high complexity systems integration; SoC, NoC, SIP, and NIP design and test; 3-D integration design and analysis; Emerging device technologies and circuits, such as FinFETs, SETs, spintronics, SFQ, MTJ, etc.
Application aspects such as signal and image processing including circuits for cryptography, sensors, and actuators including sensor networks, reliability and quality issues, and economic models are also welcome.