Improved reliability single loop single feed 7T SRAM cell for biomedical applications

Ashish Panchal , Priyanka Sharma , Aastha Gupta , Vaibhav Neema , Nidhi Tiwari , Ravi Sindal
{"title":"Improved reliability single loop single feed 7T SRAM cell for biomedical applications","authors":"Ashish Panchal ,&nbsp;Priyanka Sharma ,&nbsp;Aastha Gupta ,&nbsp;Vaibhav Neema ,&nbsp;Nidhi Tiwari ,&nbsp;Ravi Sindal","doi":"10.1016/j.memori.2023.100057","DOIUrl":null,"url":null,"abstract":"<div><p>Portable biomedical devices are born to reach a maximum number of people at an effective cost, and because of their small size and battery operation, the impact of portable medical devices is huge. For biomedical image processing devices, it is very important to store pixel information in embedded memory, because pixel values contain critical information about the image. For this critical information storage, most embedded memories consist of static random access memory (SRAM). SRAM, which stores critical information must have a high level of stability and reliability with low power dissipation. This paper proposes a single loop single-feed 7T (SLSF7T) SRAM cell that operates in the sub-threshold region (reducing the supply voltage to reduce power dissipation) and attains a high read static margin. To evaluate the read-and-write stability of the SRAM cell, the N-curve method is adopted in this work.</p><p>The proposed SLSF7T SRAM cell design offers several improvements over existing Biomedical Transmission Gate 8T (BT8T) and 9T SRAM cells. Specifically, the SLSF7T SRAM cell design shows an increase in static voltage noise margin (SVNM) by 75.86% and 75.34%, reduction in delay by 37.86% and 58.52%, and also offers less leakage power dissipation by 72% and 23.29% as compared to the BT8T and 9T cells, respectively. Along with the low power and high stability, the other most significant feature of the proposed work is its area efficiency because the proposed memory cell only consists of 7 transistors, it requires only 1.1X area overhead compared to the conventional 6T memory cell. The calculated performance matrix of the proposed cell is the highest among the considered SRAM cells for compression. The proposed cell operates in the sub-threshold region and achieves the best performance parameters for memory design for biomedical devices and applications at a 300 mV supply voltage.</p></div>","PeriodicalId":100915,"journal":{"name":"Memories - Materials, Devices, Circuits and Systems","volume":"4 ","pages":"Article 100057"},"PeriodicalIF":0.0000,"publicationDate":"2023-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Memories - Materials, Devices, Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2773064623000348","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Portable biomedical devices are born to reach a maximum number of people at an effective cost, and because of their small size and battery operation, the impact of portable medical devices is huge. For biomedical image processing devices, it is very important to store pixel information in embedded memory, because pixel values contain critical information about the image. For this critical information storage, most embedded memories consist of static random access memory (SRAM). SRAM, which stores critical information must have a high level of stability and reliability with low power dissipation. This paper proposes a single loop single-feed 7T (SLSF7T) SRAM cell that operates in the sub-threshold region (reducing the supply voltage to reduce power dissipation) and attains a high read static margin. To evaluate the read-and-write stability of the SRAM cell, the N-curve method is adopted in this work.

The proposed SLSF7T SRAM cell design offers several improvements over existing Biomedical Transmission Gate 8T (BT8T) and 9T SRAM cells. Specifically, the SLSF7T SRAM cell design shows an increase in static voltage noise margin (SVNM) by 75.86% and 75.34%, reduction in delay by 37.86% and 58.52%, and also offers less leakage power dissipation by 72% and 23.29% as compared to the BT8T and 9T cells, respectively. Along with the low power and high stability, the other most significant feature of the proposed work is its area efficiency because the proposed memory cell only consists of 7 transistors, it requires only 1.1X area overhead compared to the conventional 6T memory cell. The calculated performance matrix of the proposed cell is the highest among the considered SRAM cells for compression. The proposed cell operates in the sub-threshold region and achieves the best performance parameters for memory design for biomedical devices and applications at a 300 mV supply voltage.

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于生物医学应用的提高可靠性的单环单馈7T SRAM单元
便携式生物医学设备生来就是为了以有效的成本接触到最大数量的人,而且由于其体积小和电池操作,便携式医疗设备的影响是巨大的。对于生物医学图像处理设备,将像素信息存储在嵌入式存储器中是非常重要的,因为像素值包含关于图像的关键信息。对于这种关键信息存储,大多数嵌入式存储器由静态随机存取存储器(SRAM)组成。存储关键信息的SRAM必须具有高水平的稳定性和可靠性以及低功耗。本文提出了一种单环单馈7T(SLSF7T)SRAM单元,该单元在亚阈值区域工作(降低电源电压以降低功耗),并获得高的读取静态裕度。为了评估SRAM单元的读写稳定性,本文采用了N曲线法。与现有的生物医学传输门8T(BT8T)和9T SRAM单元相比,所提出的SLSF7T SRAM电池设计提供了一些改进。具体而言,与BT8T和9T单元相比,SLSF7T SRAM单元设计显示静态电压噪声裕度(SVNM)分别增加了75.86%和75.34%,延迟减少了37.86%和58.52%,并且还提供了分别减少72%和23.29%的泄漏功率耗散。除了低功率和高稳定性之外,所提出的工作的另一个最显著的特征是其面积效率,因为所提出的存储单元仅由7个晶体管组成,与传统的6T存储单元相比,它只需要1.1X的面积开销。所提出的单元的计算性能矩阵在所考虑的用于压缩的SRAM单元中是最高的。所提出的单元在亚阈值区域中操作,并在300mV电源电压下实现用于生物医学设备和应用的存储器设计的最佳性能参数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of an analog topology for a multi-layer neuronal network A graphene-based toxic detection approach Optimization of deep learning algorithms for large digital data processing using evolutionary neural networks The application of organic materials used in IC advanced packaging:A review Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1