Dynamic Weight Ranking algorithm using R-F score for Efficient Caching

Debabrata Swain, Shreerag Marar, Nikhil Motwani, Vivek Hiwarkar, Puran Singh
{"title":"Dynamic Weight Ranking algorithm using R-F score for Efficient Caching","authors":"Debabrata Swain, Shreerag Marar, Nikhil Motwani, Vivek Hiwarkar, Puran Singh","doi":"10.1109/ICACAT.2018.8933642","DOIUrl":null,"url":null,"abstract":"There is a huge gap in the performance of the processor and the main memory. The speed of processor is much greater as compared to that of the main memory. The concept of paging has significantly increased the number of main memory accesses. In order to reduce the main memory access, a special hardware called the cache memory had been introduced. The cache memory bridges the performance gap between the main memory and the processor. This paper proposes a more efficient way to evaluate the weight factor thereby improving the results evaluated using CWRP [1]. The proposed work is easy to implement and provides better results compared to Least-Recently-Used (LRU), Clock with Adaptive Replacement (CAR) and First-In-First-Out (FIFO).","PeriodicalId":6575,"journal":{"name":"2018 International Conference on Advanced Computation and Telecommunication (ICACAT)","volume":"113 1","pages":"1-7"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Advanced Computation and Telecommunication (ICACAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICACAT.2018.8933642","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

There is a huge gap in the performance of the processor and the main memory. The speed of processor is much greater as compared to that of the main memory. The concept of paging has significantly increased the number of main memory accesses. In order to reduce the main memory access, a special hardware called the cache memory had been introduced. The cache memory bridges the performance gap between the main memory and the processor. This paper proposes a more efficient way to evaluate the weight factor thereby improving the results evaluated using CWRP [1]. The proposed work is easy to implement and provides better results compared to Least-Recently-Used (LRU), Clock with Adaptive Replacement (CAR) and First-In-First-Out (FIFO).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
使用R-F分数的动态权重排序算法用于高效缓存
在处理器和主存储器的性能上有很大的差距。处理器的速度比主存储器快得多。分页的概念大大增加了主内存访问的数量。为了减少对主存储器的访问,一种叫做高速缓存的特殊硬件被引入。高速缓存存储器弥补了主存储器和处理器之间的性能差距。本文提出了一种更有效的权重因子评估方法,从而改善了CWRP[1]的评估结果。与最近最少使用(LRU)、自适应替换时钟(CAR)和先进先出(FIFO)相比,所提出的工作易于实现,并且提供了更好的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Metaphoric Investigation on Prediction of Heart Disease using Machine Learning Dynamic Weight Ranking algorithm using R-F score for Efficient Caching VLSI Architecture for Low Cost and Power Reversible Arithmetic Logic Unit based on Reversible Gate Advance Malware Analysis Using Static and Dynamic Methodology Evaluate Performance of student by using Normalized data set, Fuzzy and A-priori Like Algorithm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1