VLSI Implementation of Low Power FIR Filter using Variable Precision Two-Dimensional Pipeline Gating Multiplier

YMER Digital Pub Date : 2022-08-03 DOI:10.37896/ymer21.08/08
Satish Bojjawar, P. Benakop
{"title":"VLSI Implementation of Low Power FIR Filter using Variable Precision Two-Dimensional Pipeline Gating Multiplier","authors":"Satish Bojjawar, P. Benakop","doi":"10.37896/ymer21.08/08","DOIUrl":null,"url":null,"abstract":"The low-power FIR filter is required for many DSP applications. The crucial and powerhungry block in the filter is a multiplier. To implement the low power FIR filter a twodimensional variable precision fine-grain pipeline gating technique is introduced in the multiplier. The optimized multiplier is used to implement the transposed form-based FIR filter for the order N = 8 in ASIC design tools from Cadence in CMOS 45nm Technology. The designed FIR filter is compared with the existing multiplier-based FIR filters. The power-saving is achieved by the proposed filter is 22% without any degradation in the speed. The area penalty is 3% only due to the variable precision two-dimensional pipeline gating technique. Keywords: FIR filter, Fine grain pipeline, dynamic power, clock gating, low power multiplier, VLSI, and variable precision.","PeriodicalId":23848,"journal":{"name":"YMER Digital","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-08-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"YMER Digital","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.37896/ymer21.08/08","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The low-power FIR filter is required for many DSP applications. The crucial and powerhungry block in the filter is a multiplier. To implement the low power FIR filter a twodimensional variable precision fine-grain pipeline gating technique is introduced in the multiplier. The optimized multiplier is used to implement the transposed form-based FIR filter for the order N = 8 in ASIC design tools from Cadence in CMOS 45nm Technology. The designed FIR filter is compared with the existing multiplier-based FIR filters. The power-saving is achieved by the proposed filter is 22% without any degradation in the speed. The area penalty is 3% only due to the variable precision two-dimensional pipeline gating technique. Keywords: FIR filter, Fine grain pipeline, dynamic power, clock gating, low power multiplier, VLSI, and variable precision.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
可变精度二维管道门控乘法器低功耗FIR滤波器的VLSI实现
许多DSP应用都需要低功耗FIR滤波器。滤波器中关键且耗电的部分是乘法器。为了实现低功耗FIR滤波器,在乘法器中引入了二维变精度细颗粒管道门控技术。优化后的乘子用于在Cadence的CMOS 45nm技术ASIC设计工具中实现N = 8阶的基于转置形式的FIR滤波器。将所设计的FIR滤波器与现有的基于乘法器的FIR滤波器进行了比较。所提出的滤波器在不降低速度的情况下,节省了22%的功率。由于采用变精度二维管道浇注技术,面积损失仅为3%。关键词:FIR滤波器,细粒度管道,动态功率,时钟门控,低功率乘法器,VLSI,可变精度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
PHYTOCHEMICAL INVESTIGATION OF METHANOLIC EXTRACT OF COCCINIA INDICA LEAVES COMPARATIVE IN-VITRO ANTIOXIDANT POTENTIAL OF SOME HERBAL PLANTS Algorithm for Enhanced Columnar Transposition Technique AN OBSERVATION OF PREFERENCES ON BILINGUAL EDUCATION AMONG THE LEARNERS OF ENGLISH AS A SECOND LANGUAGE Review on various combination therapies for the treatment of Hypertrophic scars and keloids
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1