A λ/4-lnverted N-path Filter in 45-nm CMOS SOI for Transmit Rejection with Code Selective Filters

Hussam AlSharnrnary, C. Hill, Ahmed Hamza, J. Buckwalter
{"title":"A λ/4-lnverted N-path Filter in 45-nm CMOS SOI for Transmit Rejection with Code Selective Filters","authors":"Hussam AlSharnrnary, C. Hill, Ahmed Hamza, J. Buckwalter","doi":"10.1109/MWSYM.2018.8439503","DOIUrl":null,"url":null,"abstract":"This paper demonstrates transmit rejection with a quarter-wave $(\\lambda/4)$ transformer that inverts the response of a shunt $N$-path filter to break the inherent $N$-path trade-offs between switch resistance and rejection. A 45-nm CMOS SOI filter supports both frequency and code selective filtering modes. The chip consumes a power of 9.37 mW from I-V and 1.8-V supplies at frequency of 0.9-1.1 GHz and the chip area is 1.77mm2. The transmit rejection is 21.9 dB with 3.3 dB insertion loss. The in-band third-order-intercept point (IIP3) is 22.6 dBm.","PeriodicalId":6675,"journal":{"name":"2018 IEEE/MTT-S International Microwave Symposium - IMS","volume":"4 1","pages":"1370-1373"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE/MTT-S International Microwave Symposium - IMS","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2018.8439503","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper demonstrates transmit rejection with a quarter-wave $(\lambda/4)$ transformer that inverts the response of a shunt $N$-path filter to break the inherent $N$-path trade-offs between switch resistance and rejection. A 45-nm CMOS SOI filter supports both frequency and code selective filtering modes. The chip consumes a power of 9.37 mW from I-V and 1.8-V supplies at frequency of 0.9-1.1 GHz and the chip area is 1.77mm2. The transmit rejection is 21.9 dB with 3.3 dB insertion loss. The in-band third-order-intercept point (IIP3) is 22.6 dBm.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
45纳米CMOS SOI中λ/4反n路滤波器的编码选择性发射抑制
本文演示了用四分之一波$(\ λ /4)$变压器来反转并联$N$路径滤波器的响应,以打破开关电阻和抑制之间固有的$N$路径权衡。45纳米CMOS SOI滤波器支持频率和代码选择滤波模式。该芯片在频率为0.9-1.1 GHz的I-V和1.8-V电源上消耗9.37 mW的功率,芯片面积为1.77mm2。发射抑制为21.9 dB,插入损耗为3.3 dB。带内三阶截距点(IIP3)为22.6 dBm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Improved Throat Vibration Sensing with a Flexible 160-GHz Radar through Harmonic Generation A Terahertz Microscopy Technique for Sweat Duct Detection Slab Air-Filled Substrate Integrated Waveguide A Multi-Frequency MEMS-Based RF Oscillator Covering the Range from 11.7 MHz to 1.9 GHz Multiband Microwave Sensing for Surface Roughness Classification
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1