Design, Layout and Simulation of 8 bit Arithmetic and Logic Circuits Pad frame using C5 Process for deep submicron CMOS

P. Rai, Shivoy Srivastava, Ayoush Johri
{"title":"Design, Layout and Simulation of 8 bit Arithmetic and Logic Circuits Pad frame using C5 Process for deep submicron CMOS","authors":"P. Rai, Shivoy Srivastava, Ayoush Johri","doi":"10.1109/ICACAT.2018.8933609","DOIUrl":null,"url":null,"abstract":"A critical component of the microprocessor, the core component of central processing unit. Arithmetic and logic circuits comprises the combinational logic that implements logic operations such as AND and OR, and arithmetic operations such as Addition, Subtraction, and Multiplication. In this presented work, an 8-bit arithmetic logic circuit is designed, implemented and simulated using the Electric CAD and SPICE software. The proposed design is an 8-bit arithmetic and logic circuit that can perform: A AND B, A OR B, A + B (addition), and A - B (subtraction) and all possible arithmetic and Logical operations. Physical design of every sub module is carried out using C5 process 300 nm process technology. A pad frame is also designed and subsequent Design Rule Checks and network consistency checks are performed on the same.","PeriodicalId":6575,"journal":{"name":"2018 International Conference on Advanced Computation and Telecommunication (ICACAT)","volume":"91 12 1","pages":"1-7"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Advanced Computation and Telecommunication (ICACAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICACAT.2018.8933609","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A critical component of the microprocessor, the core component of central processing unit. Arithmetic and logic circuits comprises the combinational logic that implements logic operations such as AND and OR, and arithmetic operations such as Addition, Subtraction, and Multiplication. In this presented work, an 8-bit arithmetic logic circuit is designed, implemented and simulated using the Electric CAD and SPICE software. The proposed design is an 8-bit arithmetic and logic circuit that can perform: A AND B, A OR B, A + B (addition), and A - B (subtraction) and all possible arithmetic and Logical operations. Physical design of every sub module is carried out using C5 process 300 nm process technology. A pad frame is also designed and subsequent Design Rule Checks and network consistency checks are performed on the same.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于C5工艺的深亚微米CMOS 8位算术与逻辑电路衬垫框架的设计、布局与仿真
微处理器的关键部件,是中央处理器的核心部件。算术和逻辑电路包括实现“与”和“或”等逻辑运算的组合逻辑,以及“加”、“减”、“乘”等算术运算。本文设计了一个8位算术逻辑电路,并利用电子CAD和SPICE软件进行了仿真。所提出的设计是一个8位算术和逻辑电路,可以执行:A and B, A OR B, A + B(加法)和A - B(减法)以及所有可能的算术和逻辑运算。各子模块的物理设计采用C5工艺300nm工艺技术。设计pad帧,并对其进行后续的“设计规则检查”和“网络一致性检查”。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Metaphoric Investigation on Prediction of Heart Disease using Machine Learning Dynamic Weight Ranking algorithm using R-F score for Efficient Caching VLSI Architecture for Low Cost and Power Reversible Arithmetic Logic Unit based on Reversible Gate Advance Malware Analysis Using Static and Dynamic Methodology Evaluate Performance of student by using Normalized data set, Fuzzy and A-priori Like Algorithm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1