A multi-path chopper-stabilized capacitively coupled operational amplifier with 20V-input-common-mode range and 3µV offset

Qinwen Fan, J. Huijsing, K. Makinwa
{"title":"A multi-path chopper-stabilized capacitively coupled operational amplifier with 20V-input-common-mode range and 3µV offset","authors":"Qinwen Fan, J. Huijsing, K. Makinwa","doi":"10.1109/ISSCC.2013.6487688","DOIUrl":null,"url":null,"abstract":"Capacitively coupled chopper amplifiers are capable of handling common-mode voltages outside their supply rails, while also achieving high power efficiency and low offset [1-3]. However, a significant drawback of such amplifiers is a transfer-function notch around the chopping frequency (fchop). This is because their input choppers demodulate signals near fchop to DC, where they are blocked by the input capacitors. This problem is exacerbated by the use of a ripple-reduction loop (RRL) to suppress chopper ripple, which also creates a notch at fchop, and, moreover, can take up to 1ms to settle. The net result is an amplifier with a transfer-function notch and a step response that is accompanied by a slowly-decaying burst of chopper ripple [1]. To solve these problems, a multi-path capacitively-coupled chopper-stabilized operational amplifier (MCCOPA) is proposed. Implemented in a HV CMOS 0.7μm technology, it has a smooth transfer function and achieves a 20V common-mode voltage range (CMVR), 3μV offset and 148dB DC CMRR while drawing only 8μA from a 5V supply.","PeriodicalId":6378,"journal":{"name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2013.6487688","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

Capacitively coupled chopper amplifiers are capable of handling common-mode voltages outside their supply rails, while also achieving high power efficiency and low offset [1-3]. However, a significant drawback of such amplifiers is a transfer-function notch around the chopping frequency (fchop). This is because their input choppers demodulate signals near fchop to DC, where they are blocked by the input capacitors. This problem is exacerbated by the use of a ripple-reduction loop (RRL) to suppress chopper ripple, which also creates a notch at fchop, and, moreover, can take up to 1ms to settle. The net result is an amplifier with a transfer-function notch and a step response that is accompanied by a slowly-decaying burst of chopper ripple [1]. To solve these problems, a multi-path capacitively-coupled chopper-stabilized operational amplifier (MCCOPA) is proposed. Implemented in a HV CMOS 0.7μm technology, it has a smooth transfer function and achieves a 20V common-mode voltage range (CMVR), 3μV offset and 148dB DC CMRR while drawing only 8μA from a 5V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多径斩波稳定电容耦合运算放大器,输入共模范围为20v,偏移量为3µV
电容耦合斩波放大器能够处理其电源轨外的共模电压,同时也实现高功率效率和低偏移[1-3]。然而,这种放大器的一个显著缺点是在斩波频率(fchop)周围有一个传递函数陷波。这是因为它们的输入斩波器将信号在fchop附近解调为直流电,在那里它们被输入电容阻挡。使用纹波减少环路(RRL)来抑制斩波纹波会加剧这个问题,这也会在fchop处产生一个陷波,而且,可能需要长达1ms的时间来解决。最终结果是一个具有传递函数陷波和阶跃响应的放大器,伴随着斩波纹波的缓慢衰减爆发[1]。为了解决这些问题,提出了一种多径电容耦合斩波稳定运算放大器(MCCOPA)。它采用HV CMOS 0.7μm技术实现,具有平滑的传递函数,实现了20V共模电压范围(CMVR), 3μV偏置和148dB直流CMRR,而从5V电源仅消耗8μA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS dual-switching power-supply modulator with 8% efficiency improvement for 20MHz LTE Envelope Tracking RF power amplifiers A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS Self-super-cutoff power gating with state retention on a 0.3V 0.29fJ/cycle/gate 32b RISC core in 0.13µm CMOS A fully intraocular 0.0169mm2/pixel 512-channel self-calibrating epiretinal prosthesis in 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1