Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing

Chip Pub Date : 2022-06-01 DOI:10.1016/j.chip.2022.100014
Zi-Jia Su , Zi-Hao Xuan , Jing Liu , Yi Kang , Chun-Sen Liu , Cheng-Jie Zuo
{"title":"Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing","authors":"Zi-Jia Su ,&nbsp;Zi-Hao Xuan ,&nbsp;Jing Liu ,&nbsp;Yi Kang ,&nbsp;Chun-Sen Liu ,&nbsp;Cheng-Jie Zuo","doi":"10.1016/j.chip.2022.100014","DOIUrl":null,"url":null,"abstract":"<div><p>In-memory computing has carried out calculations in situ within each memory unit and its main power consumption comes from data writing and erasing. Further improvements in the energy efficiency of in-memory computing require memory devices with sub-femto-Joule energy consumption. Floating gate memory devices based on two-dimensional (2D) material heterostructures have outstanding characteristics such as non-volatility, multi-bit storage, and low operation energy, suitable for application in in-memory computing chips. Here, we report a floating gate memory device based on a WSe<sub>2</sub>/h-BN/Multilayer-graphene/h-BN heterostructure, the energy consumption of which is in sub-femto Joule (0.6 fJ) per operation for program/erase, and the read power consumption is in the tens of femto Watt (60 fW) range. We show a Hopfield neural network composed of WSe<sub>2</sub>/h-BN/Multilayer-graphene/h-BN heterostructure floating gate memory devices, which can recall the original patterns from incorrect patterns. These results shed light on the development of future compact and energy-efficient hardware for in-memory computing systems.</p></div>","PeriodicalId":100244,"journal":{"name":"Chip","volume":"1 2","pages":"Article 100014"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S2709472322000120/pdfft?md5=b75f42cc6fc54d99818f3f11c9cd3eb8&pid=1-s2.0-S2709472322000120-main.pdf","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Chip","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2709472322000120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In-memory computing has carried out calculations in situ within each memory unit and its main power consumption comes from data writing and erasing. Further improvements in the energy efficiency of in-memory computing require memory devices with sub-femto-Joule energy consumption. Floating gate memory devices based on two-dimensional (2D) material heterostructures have outstanding characteristics such as non-volatility, multi-bit storage, and low operation energy, suitable for application in in-memory computing chips. Here, we report a floating gate memory device based on a WSe2/h-BN/Multilayer-graphene/h-BN heterostructure, the energy consumption of which is in sub-femto Joule (0.6 fJ) per operation for program/erase, and the read power consumption is in the tens of femto Watt (60 fW) range. We show a Hopfield neural network composed of WSe2/h-BN/Multilayer-graphene/h-BN heterostructure floating gate memory devices, which can recall the original patterns from incorrect patterns. These results shed light on the development of future compact and energy-efficient hardware for in-memory computing systems.

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于范德华异质结构的亚飞焦耳能量消耗存储器
内存计算在每个存储单元内就地进行计算,其主要功耗来自数据写入和擦除。内存计算的能量效率的进一步改进需要具有亚飞焦耳能量消耗的存储设备。基于二维(2D)材料异质结构的浮栅存储器件具有非易失性、多比特存储和低运行能量等突出特点,适合应用于内存计算芯片。本文报道了一种基于WSe2/h-BN/多层石墨烯/h-BN异质结构的浮栅存储器件,其每次操作的编程/擦除能耗在亚飞焦耳(0.6 fJ),读取功耗在几十飞瓦特(60 fW)范围内。我们展示了由WSe2/h-BN/多层石墨烯/h-BN异质结构浮栅存储器件组成的Hopfield神经网络,该网络可以从错误的图案中回忆出原始图案。这些结果为内存计算系统的未来紧凑和节能硬件的发展提供了启示。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
2.80
自引率
0.00%
发文量
0
期刊最新文献
Q-enhancement of piezoelectric micro-oven-controlled MEMS resonators using honeycomb lattice phononic crystals Challenges and recent advances in HfO2-based ferroelectric films for non-volatile memory applications Channel-bias-controlled reconfigurable silicon nanowire transistors via an asymmetric electrode contact strategy Suspended nanomembrane silicon photonic integrated circuits Electrical performance and reliability analysis of vertical gallium nitride Schottky barrier diodes with dual-ion implanted edge termination
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1