Nobuyuki Yoshikawa , Z.John Deng , Stephen R Whiteley , Theodore Van Duzer
{"title":"Data-driven self-timed RSFQ demultiplexer","authors":"Nobuyuki Yoshikawa , Z.John Deng , Stephen R Whiteley , Theodore Van Duzer","doi":"10.1016/S0964-1807(98)00078-7","DOIUrl":null,"url":null,"abstract":"<div><p>A superconductive rapid single flux quantum (RSFQ) demultiplexer<span> was designed, implemented and tested as an interface between high speed RSFQ circuits and low speed semiconductor circuits. We employed a data-driven self-timed (DDST) architecture to eliminate the timing constraint in the synchronous clocking. In this asynchronous architecture, a clock signal is localized within 2-bit basic demux modules, and complementary data signals are used between the modules to transmit timing information. A larger size of demux can be simply designed by connecting the 2-bit modules in a binary tree structure without any timing consideration. Successful operation has been observed in 4-bit and 8-bit systems at low frequency.</span></p></div>","PeriodicalId":100110,"journal":{"name":"Applied Superconductivity","volume":"6 7","pages":"Pages 361-365"},"PeriodicalIF":0.0000,"publicationDate":"1998-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/S0964-1807(98)00078-7","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Applied Superconductivity","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0964180798000787","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
A superconductive rapid single flux quantum (RSFQ) demultiplexer was designed, implemented and tested as an interface between high speed RSFQ circuits and low speed semiconductor circuits. We employed a data-driven self-timed (DDST) architecture to eliminate the timing constraint in the synchronous clocking. In this asynchronous architecture, a clock signal is localized within 2-bit basic demux modules, and complementary data signals are used between the modules to transmit timing information. A larger size of demux can be simply designed by connecting the 2-bit modules in a binary tree structure without any timing consideration. Successful operation has been observed in 4-bit and 8-bit systems at low frequency.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
