A 5Gb/s/pin 16Gb LPDDR4/4X Reconfigurable SDRAM with Voltage-High Keeper and a Prediction-based Fast-tracking ZQ Calibration

Jin-Seok Heo, Kihan Kim, Donghun Lee, Chang-Kyo Lee, Daesik Moon, KihongParktandChong-kwon Kim, Jin-Hyeok Baek, Sung-woo Yoon, Hui-Kap Yang, Kyung-Soo Kim, Youngjae Kim, Bok-Gue Park, Su-Jin Park, Joungwook Moon, Jae-Hyung Lee, Y. Park, Soobong Jang, S. Hyun, H. Kwon, J. Choi, Y. Sohn, Seung-Jun Bae, Kwang-il Park, Jung-Bae Lee
{"title":"A 5Gb/s/pin 16Gb LPDDR4/4X Reconfigurable SDRAM with Voltage-High Keeper and a Prediction-based Fast-tracking ZQ Calibration","authors":"Jin-Seok Heo, Kihan Kim, Donghun Lee, Chang-Kyo Lee, Daesik Moon, KihongParktandChong-kwon Kim, Jin-Hyeok Baek, Sung-woo Yoon, Hui-Kap Yang, Kyung-Soo Kim, Youngjae Kim, Bok-Gue Park, Su-Jin Park, Joungwook Moon, Jae-Hyung Lee, Y. Park, Soobong Jang, S. Hyun, H. Kwon, J. Choi, Y. Sohn, Seung-Jun Bae, Kwang-il Park, Jung-Bae Lee","doi":"10.23919/VLSIC.2019.8778102","DOIUrl":null,"url":null,"abstract":"A 5Gb/s/pin 16Gb LPDDR4/4X reconfigurable SDRAM with a self-mode detection scheme, a voltage-high keeper (VHK) for un-terminated load and a prediction-based fast-tracking ZQ algorithm is implemented in 10nm class ($2^{nd}$ generation) DRAM process. Providing a reconfigurable LVSTL with a mode detection scheme to support two different DRAM interface standards (LPDDR4/4X) depending on I/O supply voltage $(V_{DDQ})$, a proposed design can maintain the system compatibility and longevity to the legacy controller and the PHY structure. The VHK for LPDDR4 enables the 3.2Gb/s operation in the un-terminated load similar to LPDDR4X by alleviating the inter symbol interference (ISI) through the controlled leakage current. In a ZQ calibration, the proposed ZQ algorithm achieves fast ZQ code searching, the calibration time can be reduced by 30% in PVT variation. Moreover, an internal ZQ calibration (IZQC) is newly adopted to minimize the variation of the driver strength to PVT variation.","PeriodicalId":6707,"journal":{"name":"2019 Symposium on VLSI Circuits","volume":"60 1","pages":"C114-C115"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2019.8778102","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A 5Gb/s/pin 16Gb LPDDR4/4X reconfigurable SDRAM with a self-mode detection scheme, a voltage-high keeper (VHK) for un-terminated load and a prediction-based fast-tracking ZQ algorithm is implemented in 10nm class ($2^{nd}$ generation) DRAM process. Providing a reconfigurable LVSTL with a mode detection scheme to support two different DRAM interface standards (LPDDR4/4X) depending on I/O supply voltage $(V_{DDQ})$, a proposed design can maintain the system compatibility and longevity to the legacy controller and the PHY structure. The VHK for LPDDR4 enables the 3.2Gb/s operation in the un-terminated load similar to LPDDR4X by alleviating the inter symbol interference (ISI) through the controlled leakage current. In a ZQ calibration, the proposed ZQ algorithm achieves fast ZQ code searching, the calibration time can be reduced by 30% in PVT variation. Moreover, an internal ZQ calibration (IZQC) is newly adopted to minimize the variation of the driver strength to PVT variation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
5Gb/s/引脚16Gb LPDDR4/4X可重构SDRAM,具有高电压保持器和基于预测的快速跟踪ZQ校准
采用5Gb/s/引脚16Gb LPDDR4/4X可重构SDRAM,采用自模式检测方案、用于未终止负载的高电压保持器(VHK)和基于预测的快速跟踪ZQ算法。根据I/O供电电压$(V_{DDQ})$,提供可重构的LVSTL和模式检测方案,以支持两种不同的DRAM接口标准(LPDDR4/4X),所提出的设计可以保持系统兼容性和遗留控制器和PHY结构的使用寿命。LPDDR4的VHK通过控制泄漏电流减轻符号间干扰(ISI),实现了与LPDDR4X类似的3.2Gb/s的无端接负载运行。在ZQ标定中,本文提出的ZQ算法实现了快速的ZQ码搜索,在PVT变化情况下,标定时间可减少30%。此外,还采用了一种内部ZQ校准(IZQC),以最大限度地减少驾驶员强度对PVT变化的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 132 by 104 10μm-Pixel 250μW 1kefps Dynamic Vision Sensor with Pixel-Parallel Noise and Spatial Redundancy Suppression A 300mA BGR-Recursive Low-Dropout Regulator Achieving 102-to-80dB PSR at Frequencies from 100Hz to 0.1MHz with Current Efficiency of 99.98% A 6b 28GS/s Four-channel Time-interleaved Current-Steering DAC with Background Clock Phase Calibration A 40nm CMOS 12b 200MS/s Single-amplifier Dual-residue Pipelined-SAR ADC A 0.02mm2 100dB-DR Impedance Monitoring IC with PWM-Dual GRO Architecture
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1