A Novel Warpage Reinforcement Architecture with RDL Interposer for Heterogeneous Integrated Packages

C. Peng, P. Lin, C. Ko, Chi-Wei Wang, Oscar Chuang, Chang-Chun Lee
{"title":"A Novel Warpage Reinforcement Architecture with RDL Interposer for Heterogeneous Integrated Packages","authors":"C. Peng, P. Lin, C. Ko, Chi-Wei Wang, Oscar Chuang, Chang-Chun Lee","doi":"10.1109/ectc32862.2020.00089","DOIUrl":null,"url":null,"abstract":"Over the past two decades, the multi-functions of portable electronic devices have a significant influence to change the daily life of people. To meet the requirements of short transmission path of signals, and high I/O counts, ultrathin packaging technology and novel packaging architectures are continuously progressed in accordance with the emergence of advanced technologies in global semiconductor industry. Currently, the architecture of fan out panel-level packaging (FOPLP) grows into the mainstream to meet the essentials of three-dimensional chip stacking and heterogeneous integration. Some researches suggested that the fine metal trace small than 5μm/5μm (line-width/spacing) has been carried out by using redistributed layer (RDL) first interposer technology. In the meanwhile, the package on package framework was introduced for connecting application processor and stacked memory chips, which have been gradually implemented the above-mentioned portable electronic devices. However, the warpage issue of the top and bottom packages are always a critical issue while assembled. In order to solve this issue, an additional reinforcement frame, integrated with RDL interposer is proposed to reduce its deformation caused by coefficient of thermal expansion (CTE) mismatch among the materials of packaging components. The design of reinforcement frame is 15 mm x 15 mm with a 12 mm x 12 mm cavity. There are 540 interconnections with a 300 gm of pitch at the periphery of the present package. To estimate the reliability of abovementioned novel package with efficiency, a non-linear process-oriented finite element analysis (FEA) is approached. In addition, the technique of equivalent material characteristics is also needed into FEA model to simplify the complexity of packaging structure. Finally, the better combinations to control the warpage of the present novel packaging structure through choosing the type of MUF. The warpage of packaging is obtained via the simulation methodology and provided as the designed guideline of related packaging architectures.","PeriodicalId":6722,"journal":{"name":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","volume":"70 1","pages":"526-531"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc32862.2020.00089","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Over the past two decades, the multi-functions of portable electronic devices have a significant influence to change the daily life of people. To meet the requirements of short transmission path of signals, and high I/O counts, ultrathin packaging technology and novel packaging architectures are continuously progressed in accordance with the emergence of advanced technologies in global semiconductor industry. Currently, the architecture of fan out panel-level packaging (FOPLP) grows into the mainstream to meet the essentials of three-dimensional chip stacking and heterogeneous integration. Some researches suggested that the fine metal trace small than 5μm/5μm (line-width/spacing) has been carried out by using redistributed layer (RDL) first interposer technology. In the meanwhile, the package on package framework was introduced for connecting application processor and stacked memory chips, which have been gradually implemented the above-mentioned portable electronic devices. However, the warpage issue of the top and bottom packages are always a critical issue while assembled. In order to solve this issue, an additional reinforcement frame, integrated with RDL interposer is proposed to reduce its deformation caused by coefficient of thermal expansion (CTE) mismatch among the materials of packaging components. The design of reinforcement frame is 15 mm x 15 mm with a 12 mm x 12 mm cavity. There are 540 interconnections with a 300 gm of pitch at the periphery of the present package. To estimate the reliability of abovementioned novel package with efficiency, a non-linear process-oriented finite element analysis (FEA) is approached. In addition, the technique of equivalent material characteristics is also needed into FEA model to simplify the complexity of packaging structure. Finally, the better combinations to control the warpage of the present novel packaging structure through choosing the type of MUF. The warpage of packaging is obtained via the simulation methodology and provided as the designed guideline of related packaging architectures.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于RDL中介器的异构集成封装翘曲加固新架构
在过去的二十年里,便携式电子设备的多功能对改变人们的日常生活产生了重大影响。为了满足信号传输路径短、I/O数高的要求,随着全球半导体产业先进技术的不断涌现,超薄封装技术和新型封装架构不断得到发展。目前,扇形面板级封装(FOPLP)架构逐渐成为主流,以满足芯片三维堆叠和异构集成的需求。一些研究表明,利用重分布层(RDL)第一中间层技术可以实现小于5μm/5μm(线宽/间距)的精细金属痕量。同时,引入了用于连接应用处理器和堆叠存储芯片的包对包框架,逐步实现了上述便携式电子设备。然而,顶部和底部包装的翘曲问题一直是装配过程中的关键问题。为了解决这一问题,提出了一种附加的增强框架,该框架集成了RDL中间层,以减少包装部件材料之间热膨胀系数(CTE)不匹配造成的变形。钢筋框架设计为15mm × 15mm,内腔为12mm × 12mm。在本包的外围有540个间距为300克的互连。为了有效地评估上述新型封装的可靠性,采用了非线性过程导向的有限元分析方法。此外,还需要在有限元模型中引入等效材料特性技术,以简化包装结构的复杂性。最后,通过对MUF类型的选择,更好地控制了当前新型包装结构的翘曲。通过仿真方法获得了包装的翘曲量,并为相关包装体系结构的设计提供了指导。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Thermal aging reliability of socketable, surface-modified solder BGAs with and without polymer collars Plating-free Bumping by Cu Nanopaste and Injection Molded Solder (IMS) for Fine Pitch Flip Chip Joining Photosensitive polymer reliability for fine pitch RDL applications Characterization and Application of a Novel Permanent Bonding Material ECTC 2020 Breaker Page
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1